



# Indira Gandhi Delhi Technical University For Women

(Established by Govt. of Delhi vide Act 09 of 2012)

## Department of Electronics and Communication Engineering

### M. Tech-ECE (VLSI Design)

#### First Semester

S. No.	Code	Subject	L-T-P	Credits	Category
1.	MVD-101	CMOS Analog Circuit Design	3-0-2	4	DCC
2.	MVD-103	Semiconductor Devices and Digital Integrated Circuits	3-0-2	4	DCC
3.	MVD-105	Hardware Description Languages	3-0-2	4	DCC
4.	MVD-107	Advanced IC Processing	3-1-0	4	DCC
5.	MVD- 1xx	Department Elective Course -1	3-0-2 3-1-0	4	DEC
6.	GEC-101	Generic Open Elective-I	2-0-0 1-1-0 0-0-4	2	GEC
<b>Total credits</b>				<b>22</b>	

#### List of Departmental Elective Courses

Category	Course Code	Subject	Credits
<b>Departmental Elective Course-1</b>	MVD-109	Digital System Design with FPGA	3-0-2
	MVD-111	MEMS & Microsystems	3-1-0
	MVD-113	Advanced Embedded System Design	3-0-2
	MVD-115	Machine Learning and Computer Vision	3-0-2
	MVD-117	Internet of Things	3-1-0

## Second Semester

S. No.	Code	Subject	L-T-P	Credits	Category
1.	MVD-102	Digital VLSI Design	3-0-2	4	DCC
2.	MVD-104	Advances in Emerging VLSI	3-1-0	4	DCC
3.	MVD-1xx	Department Elective Course -2	3-0-2/ 3-1-0	4	DEC
4.	MVD-1xx	Department Elective Course -3	3-0-2/ 3-1-0	4	DEC
5.	MVD- 1xx	Department Elective Course -4	3-0-2/ 3-1-0	4	DEC
6.	----	Research Methodology and Publication Ethics	3-1-0	4	ROC
<b>Total credits</b>				<b>24</b>	

### List of Departmental Elective Courses

Category	Course Code	Subject	Credits
<b>Departmental Elective Course-2</b>	MVD-106	Device Modeling & Circuit simulation	3-1-0
	MVD-108	Semiconductor Memory Design	3-1-0
	MVD-110	Analog filter Design	3-0-2
	MVD-112	Digital Techniques for High Speed Design	3-0-2
	MVD-114	Neural Networks in Embedded Applications	3-1-0
<b>Departmental Elective Course-3</b>	MVD-116	CMOS Mixed-Signal VLSI Design	3-1-0
	MVD-118	CAD for VLSI	3-1-0
	MVD-120	Low Power VLSI Design	3-0-2
	MVD-122	Analog Integrated Circuits	3-0-2
	MVD-124	Digital Signal Processing	3-0-2
<b>Departmental Elective Course-4</b>	MVD-126	VLSI Design Algorithms	3-1-0
	MVD-128	VLSI Design Techniques for Analog IC	3-1-0
	MVD-130	Data Structures	3-0-2
	MVD-132	Artificial Neural Networks and Deep Learning	3-0-2
	MVD-134	Advance Image Processing	3-0-2

## Third Semester

### Coursework Track

S. No.	Code	Subject	L-T-P	Credits	Category
1.	MVD-2xx	Department Elective Course -5	3-0-0/ 2-0-2	3	DCC
2.	MVD-2xx	Department Elective Course -6	3-0-0/ 2-0-2	3	DCC
3.	GEC-201	Generic Open Elective-II	2-0-0 1-1-0 0-0-4	2	GEC
4.		Dissertation -I	3-1-0	6	ROC
5.		Summer Industrial Training/Internship	3-0-2 3-1-0	1	ROC
		<b>Total credits</b>		<b>15</b>	

### Track 2 – Research Project Track

S. No.	Code	Subject	L-T-P	Credits	Category
3.	GEC-201	Generic Open Elective-II	2-0-0 1-1-0 0-0-4	2	GEC
4.		Research Project Work -I		12	ROC
5.		Open Area Seminar/Presentation		1	ROC
		<b>Total credits</b>		<b>15</b>	

### Track 2 – Industry Project Track

S. No.	Code	Subject	L-T-P	Credits	Category
3.	GEC-201	Generic Open Elective-II	2-0-0 1-1-0 0-0-4	2	GEC
4.		Industry Project Work -I		12	ROC
5.		Summer Industrial Training/Internship		1	ROC

		<b>Total credits</b>		<b>15</b>	
--	--	----------------------	--	-----------	--

### **Fourth Semester**

<b>S. No.</b>	<b>Code</b>	<b>Subject</b>	<b>L-T-P</b>	<b>Credits</b>	<b>Category</b>
5.		Dissertation –II/ Research Project Work–II/ Industry Project Work –II		20	ROC
		<b>Total credits</b>		<b>20</b>	

### **List of Departmental Elective Courses**

<b>Category</b>	<b>Course Code</b>	<b>Subject</b>	<b>Credits</b>
<b>Departmental Elective Course-5</b>	MVD-201	ASIC and SoC Design	3-0-0
	MVD-203	Deep Submicron CMOS ICs	3-0-0
	MVD-205	VLSI applications in Medical Domain	3-0-0
	MVD-207	Nature Inspired VLSI Circuits	3-0-0
	MVD-209	VLSI Interconnects	3-0-0
<b>Departmental Elective Course-6</b>	MVD-211	VLSI Design Verification and Test	2-0-2
	MVD-213	VLSI Testing	2-0-2
	MVD-215	Security and Safety in VLSI circuits and Systems	3-0-0
	MVD-217	Pattern Recognition and applications	3-0-0
	MVD-219	Optimization Techniques for Digital VLSI Design	2-0-2

<b>CMOS ANALOG CIRCUIT DESIGN</b>	
Course Code: MVD-101 Contact Hours: L-3 T-0 P-2 Course Category: DCC	Credits: 4 Semester: 1

**Introduction:** The course offers important topics for CMOS analog integrated circuits. It covers circuit operation, circuit analysis, design techniques and methodologies, implementation approaches and key building blocks for integrated circuit designs.

**Course Objective:**

- Understand, design, and model the CMOS analog circuits.
- Implement the design, simulate and analyse the circuit/results.
- Test the hand calculations using simple models.
- Understand the present hierarchical approach of sub-blocks, blocks, circuits, and systems.

**Pre-requisite:** Analog Electronics, Linear Integrated Circuits

**Course Outcome:** The student will be able to:

- Apply knowledge of mathematics, science, and engineering to design and analyse analog integrated circuits like current sources and voltage references for given specifications.
- Identify, formulate, and solve engineering problems in the area of analog integrated circuits.
- Analyse and design single stage MOS Amplifiers.
- Understand the techniques, skills, and modern programming tools such as Cadence, necessary for engineering practice.

**Pedagogy:** The class will be taught using theory and case based method. Students will be given problems based on design of CMOS integrated circuits. Technology Discussion sessions will be organized on current research challenges and various applications in microelectronics industry. To create a bridge between theory classes and practical to make the students understand better.

**Contents**

<b>UNIT-I</b>	<b>10 Hours</b>
Introduction to MOSFET device structure and operation, MOS as an amplifier, Biasing in MOS amplifier circuits, Small signal equivalent circuit model, Single stage MOS amplifiers, Characterizing amplifiers, MOS internal capacitance and High frequency model, Frequency response.	
<b>UNIT-II</b>	<b>11 Hours</b>
IC biasing-current sources, Current mirrors and current-steering circuits, Cascade and Wilson current mirror, Common Source, Common gate and Common drain IC amplifiers, Low frequency and High frequency response, noise performance, Multiple-Transistor IC amplifiers, Cascade configuration, Folded cascade and self cascade structure, Voltage	

follower, Flipped voltage follower.	
<b>UNIT-III</b>	
<b>11 Hours</b>	
MOS differential pair, Small signal operation, Differential gain, Common mode gain, Common mode rejection ration, Non ideal characteristics, Active loaded differential amplifier, Frequency response, Noise Spectrum - sources, types, Thermal and Flicker noise, Representation in circuits, Noise bandwidth, Noise figure.	
<b>UNIT-IV</b>	
<b>10 Hours</b>	
General feedback structure, Negative feedback, Four basic topologies, Loop gain, Stability, Effect of feedback on amplifier poles, Single pole response, Two pole response, Frequency compensation, Compensation Techniques, Pole splitting.	
<b>Text Books:</b>	
1	Sedra and Smith, "Microelectronic circuits", 7 <sup>th</sup> Edition, Oxford University Press, 2017.
2	Kenneth R. Laker and Willy M.C. Sansen, "Design of Analog Integrated Circuits and systems", 2 <sup>nd</sup> Edition, McGraw-Hill, 2010.
3	Philip E. Allen and Douglas R. Holberg, "CMOS Analog Circuit Design", 3 <sup>rd</sup> Edition, Oxford University Press, 2012.
<b>Reference Books:</b>	
1	Behzad Razavi, "Design of Analog CMOS Integrated Circuit", 2 <sup>nd</sup> Edition, Tata McGraw Hill, 2017.
2	Gray R.Paul, Hurst J. Paul, Lewis H. Stephen and Meyer G. Robert, "Analysis and Design of Analog Integrated Circuits", 5 <sup>th</sup> Edition, John Wiley and Sons, 2012.
3	R. Jacob Baker," CMOS: Mixed-Signal Circuit Design", 2 <sup>nd</sup> Edition, John Wiley and Sons, 2009.

**SEMICONDUCTOR DEVICES FOR DIGITAL INTEGRATED CIRCUITS**

Course Code: MVD 103  
Contact Hours: L-3 T-0 P-2  
Course Category: DCC

Credits: 4  
Semester: 1

**Introduction:** This course covers fundamental introduction to various fundamental semiconductor devices and the evolution of new VLSI device structures by using bulk to SOI to multi-gate technology. This course also includes the analysis and design of digital integrated circuits using CMOS technology.

**Course Objective:**

- Introduce different modern VLSI semiconductor devices and their evolution with technology.
- Construct the concepts of static and dynamic behaviour, power consumption and energy-delay analysis
- Ability to design combinational and sequential MOS logic circuits.
- Describe and characterize the digital circuits for static and dynamic CMOS logic.

**Pre-requisite:** Semiconductor fundamentals

**Course Outcome:** On successful completion of the course, the students will be able to

- Identify new developments in operations of different semiconductor devices.
- Analyze functionality of combinational and sequential digital circuits.
- Characterize static & dynamic power, energy-delay analysis and effects of technology scaling on different metrics
- Design combinational and sequential MOS logic circuits to meet specified functionality, speed, energy, and robustness targets

**Pedagogy:** Learning modes will be Power Point slides, assignments and research paper discussion.

**Contents**

<b>UNIT-I</b>	<b>10 Hours</b>
Review of semiconductor fundamentals: Sub-threshold conduction, mobility variation, velocity saturation, threshold adjustment. Introduction to modern VLSI Devices, Polysilicon emitter transistors, Heterojunctions, 2D electron gas, Band alignment, SOI MOSFETs, PDSOI, FDSOI, Source/drain engineering, Brief Introduction to HEMTS, MESFET (Metal semiconductor FET) and MODFET (Modulation doped FET).	
<b>UNIT-II</b>	<b>10 Hours</b>
New VLSI device structures from bulk to SOI to multi-gate, Double gate MOSFET, FinFET, SiGe technology, Strain influence on electron mobility, Strain enhanced Si based transistors, Strained Si CMOS, SiGe HBTs, SiGe MODFETs, Nanowires.	
<b>UNIT-III</b>	<b>11 Hours</b>
MOS transistor as switch, CMOS inverter, static behavior, switching threshold, noise margins, dynamic behavior, propagation delay, CMOS inverter power consumption, static and dynamic power, energy-delay analysis. Static CMOS logic, Pseudo-NMOS logic, pass transistors, complementary pass logic, CMOS transmission-gate logic, differential CMOS logic, transistor sizing, Logical effort	
<b>UNIT IV</b>	<b>10 Hours</b>
Dynamic CMOS logic, dynamic CMOS circuit techniques, high performance dynamic CMOS	

circuits, charge sharing, design and implementation of Combinational CMOS circuits, Sequential MOS logic circuits, static latches and flip flops, CMOS edge triggered FFs, registers, ratioed and ratioless logic, dynamic latches and registers.

**Text Books**

1	Donald A. Neamen, "Semiconductor Physics and devices", 4 <sup>th</sup> Edition, Tata McGraw Hill, 2017.
2	Taur and Ning, "Fundamental of Modern VLSI Devices", 2 <sup>nd</sup> Edition, Cambridge Press, 2016.
3	Balbir Kumar, Shail B. Jain, "Electronic Devices and Circuits", PHI Publication, 2013.
4	Sung Ms Kang, Yusuf Lalebici, "CMOS Digital Integrated Circuits Analysis & Design", 3 <sup>rd</sup> Edition, Tata Mc-Graw Hill, 2011.

**Reference Books**

1	Ben G. Streetman & S. Banerjee, "Solid state electronic devices", 6 <sup>th</sup> Edition, Prentice Hall, 2010.
2	A. G. Milnes, "Semiconductor Devices and Integrated Electronics", Springer, 2012.
3	Jan M. Rabaey" Digital Integrated Circuits: A design perspective", Pearson, 2016.



## HARDWARE DESCRIPTION LANGUAGES

Course Code: MVD 105

Contact Hours: L-3 T-0 P-2

Course Category: DCC

Credits: 4

Semester: 1

**Introduction:** This course teaches basics as well as advance topics of Verilog and basics of VHDL. The objective of this course is to introduce a hardware description language (HDL) for the specification, simulation, synthesis and implementation of digital logic systems. The students will have design practice sessions and will implement digital logic systems with electronic design automation (EDA) tools.

### **Course Objective:**

- Understand a hardware description language (HDL) for the specification, simulation, synthesis and implementation of digital logic systems.
- Implement the design digital logic systems with commercial electronic design (EDA) tools.
- Understand the usage of digital systems.
- Develop the synthesis of digital systems for programmable logic VLSI.

**Pre-requisite:** Student must have studied

- Digital design fundamentals: Logic gates and boolean logic.
- Sequential circuit fundamentals: State machines and sequential logic.
- Basic programming skills as procedural programming in C.

### **Course Outcome:**

- Implementation of logic fundamentals using hardware description languages.
- Comprehend the difference between procedural programming and hardware description languages.
- Develop synthesizable Verilog code for Combinational and Sequential logic circuits.
- Execute code state machines in a hardware description language.
- Analyse and develop basic logic pipelined machines.
- Understand basic programmable logic architectures.
- Synthesize working circuits using programmable logic.
- Understand sequential and combinatorial logic timing.
- Understand the impact of actual routing and circuit parasitics.

**Pedagogy:** Learning modes will be PowerPoint slides, assignments and research paper discussion. To create a bridge between theory classes and practical to make the students understand better.

## Contents

<b>UNIT-I</b>		<b>10 Hours</b>
Introduction to VHDL, Behavioural , Data flow, Structural models, Simulation cycles, Process, concurrent & sequential statements, Loops, Delay models, Library, Packages, Functions, Procedures, Test bench, Design of digital circuits using VHDL.		
<b>UNIT-II</b>		<b>11 Hours</b>
Introduction to Verilog HDL, Hierarchical modelling concepts, Lexical conventions, Data types, System tasks and Compiler directives, Modulus and ports, Variable, Arrays, Tables, operators, Expressions, Signal assignments, Nets, Registers, Concurrent & Sequential Constructs, Tasks & Functions.		
<b>UNIT-III</b>		<b>11 Hours</b>
Gate-level Dataflow and behavioural modelling using Verilog HDL, Advanced Verilog topics, Timing and delays, Delay models, Path delay modelling, Timing checks, Switch level modeling, User defined primitives, Programming language interface.		
<b>UNIT-IV</b>		<b>10 Hours</b>
Logic Synthesis with hardware description language, Impact of logic synthesis, Synthesis design flow, RTL description, Technology mapping and optimization, Technology library, Design constraints, Introduction to System Verilog, Verification techniques		
<b>Text Books</b>		
1	J. Bhaskar, “Verilog HDL Synthesis – A Practical Primer”, 3 <sup>rd</sup> Edition, Star Galaxy Publishing 2008.	
2	S. Palnitkar, “Verilog HDL: A Guide to Digital Design and Synthesis”, 2 <sup>nd</sup> Edition, Prentice Hall, 2006.	
3	Mintz, Mike, Ekendahl, Robert, “Hardware Verification with System Verilog: An Object-Oriented Framework”, 1 <sup>st</sup> Edition, Springer, 2010.	
<b>Reference Books</b>		
1	Peter J Ashenden, “The Designer’s Guide to VHDL”, 3 <sup>rd</sup> Edition, Morgan Kaufmann Publishers, 2011.	
2	Stefan Sjöholm&LennartLindth, “VHDL for Designers”, 2 <sup>nd</sup> Edition, Prentice Hall, 2008.	
3	Michael D. Ciletti,” Advanced Digital Design with the Verilog HDL”, 2 <sup>nd</sup> Edition, Prentice Hall, 2010.	

<b>ADVANCED IC PROCESSING</b>	
Course Code: MVD 107 Contact Hours: L-3 T-1 P-0 Course Category: DCC	Credits: 4 Semester: 1

**Introduction:** This course will examine the process technology that has enabled the integrated circuit revolution and investigate new technologies and layout/circuit techniques aimed at sustaining the current rate of progress in integrated circuits. The course emphasizes the physical principles and mathematical models used to characterize fabrication and inspection processes in micro fabrication technology.

**Course Objective:**

- Integration density and performance of analog and digital integrated circuits have undergone an astounding revolution in the last couple of decades.
- To understand the clock frequencies of microprocessors
- To analyse both logic IC's and memories, integration complexity and density.
- The goal is to achieve a working knowledge of the driving and limiting factors in circuit performance, of the fabrication and design techniques that influence performance, and of likely future trends.

**Pre-requisite:** Basic solid-state device design, operation, physics, diodes, bipolar junction transistors, and MOS field-effect transistors, and methods for their wafer-level fabrication. Familiarity with integrated circuit processing techniques, including oxidation diffusion, ion implantation, epitaxy, deposition, and etching.

**Course Outcome:** After successful completion of the course student will be able to

- Understand about various types of modern technologies.
- Identify the working knowledge of the driving and limiting factors in circuit performance of the fabrication and design techniques.
- Implement the fabrication process for designing digital ICs.
- Compare the various analog and digital circuits.

**Pedagogy:** The course Advanced IC Processing has been designed to enable the student to keep them in pace with the integrated circuit revolution and investigate new technologies and layout/circuit techniques provide a thorough exposure to the topic with the opportunity for flexible scheduling. The course materials consist of four basic elements: the lecture, course notes, problems and solutions, and the textbook. These elements have been carefully integrated, with each having an important role in the overall effectiveness of the course.

**Contents**

<b>UNIT-I</b>	<b>10 Hours</b>
Overview of modern CMOS technology, Substrate selection, Active region formation, Device isolation, Well formation, Gate and source/drain formation, Contact and local interconnects, Multilevel metal formation, Comparison between bulk and SOI CMOS technologies.	
<b>UNIT-II</b>	<b>11 Hours</b>
Crystal growth, Crystal structure, Crystal defects, Raw materials and purification,	

Electronic grade silicon, Czochralski and float-zone crystal growth methods, Wafer preparation and specifications, SOI wafer manufacturing clean rooms, Wafer cleaning and gettering, Basic concepts, Manufacturing methods and equipment, Measurement methods.	
<b>UNIT-III</b>	<b>10 Hours</b>
Photolithography, Light sources, Photoresists, Wet and Dry oxidation, growth kinetics, Diffusion, Fick's laws, Ion implantation, Chemical and physical vapour deposition, Epitaxial growth, Deposition of dielectrics and metals commonly used in VLSI, Wet etching, Plasma etching, Etching of materials used in VLSI, Contacts, Vias, Multi-level Interconnects, Silicided gates and S/D regions, Reflow & planarization	
<b>UNIT-IV</b>	<b>10 Hours</b>
Functions of packaging, Rent's Rule, Packaging techniques, Through hole, Surface mount, Types of single chip packaging, Bond wire, Flip chip technology, Tape automated Bonding, Thermal Management, Interconnection topology, Introduction to system packaging, System-in-package, Multi-Chip Module, 3D Packaging, Future Trends	
<b>Text Books</b>	
1	James D. Plummer, M.D. Deal and P.B.Griffin, "Silicon VLSI Technology, Fundamentals, Practice and Modeling", 1 <sup>st</sup> Edition, Pearson Education, 2009.
2	Sorab Ghandhi, "VLSI Fabrication Principles", 2 <sup>nd</sup> Edition, John Wiley and Sons, 2008.
3	Yasuo Tarui," VLSI Technology: Fundamentals and Applications", Springer, 2011.
<b>Reference Books</b>	
1	H. B. Bakoglu, "Circuits, Interconnections, and Packaging for VLSI", 1 <sup>st</sup> Edition, Addison Wesley Longman Publishing, 1990.
2	S.M.Sze, "VLSI Technology", 2 <sup>nd</sup> Edition, McGraw-Hill, 2017.

<b>DIGITAL SYSTEM DESIGN WITH FPGA</b>	
Course Code: MVD-109 Contact Hours: L-3 T-0 P-2 Course Category: DCC	Credits: 4 Semester: 2

**Introduction:** Digital Systems Design with FPGAs and CPLDs explains how to design and develop digital electronic systems using programmable logic devices (PLDs). This deals with case study designs using a variety of Field Programmable Gate Array (FPGA) and Complex Programmable Logic Devices (CPLD). They also involve the study of ASM chart and Arbiter Design for a range of applications.

**Course Objective:**

- To understand various complex programmable Logic devices of different families.
- To study Field programmable gate arrays and realization techniques.
- To study various architecture of combinational/ sequential circuits.

**Pre-requisites:** Basic knowledge of Programmable logic devices, combinational and sequential logic circuit design and memories.

**Course Outcome:** After successful completion of the course student will be able to

- Demonstrate the use and application of Boolean algebra in the areas of digital circuit reduction, expansion, and factoring.
- Design and analysis of combinational and sequential digital systems.
- Simulate and debug digital systems described in VHDL.
- Apply complex digital circuits at several levels of abstractions.
- Implement logic on an FPGA.
- Understand different memory types and technologies.
- Design and implement hardware digital systems incorporating memory modules.

**Pedagogy:** Classroom teaching will be supported by Learning Management System (LMS) and multimedia. Learning modes will include PowerPoint slides, assignments and research paper discussion. To create a bridge between theory classes and practical to make the students understand better.

**Contents**

<b>UNIT-I</b>	<b>11 Hours</b>
Introduction to VLSI Design, Review of Latch and Flip-Flops, Design of Combinational circuit and AOI Logic Implementation, Design of Adders, Multipliers, Code Convertors, Magnitude Comparator, Multiplexer and Demultiplexer, CMOS Adder Architectures, ALU, Verilog Modeling of Combinational Circuits.	
<b>UNIT-II</b>	<b>11 Hours</b>
Design of sequential circuits (Various Shift Registers and Counters), Review of state table and State diagram, Mealy and Moore state machines, Implementation of Sequential Circuits, Modeling of Verilog Sequential Circuits, Analysis and Synthesis of Sequential Circuits.	
<b>UNIT-III</b>	<b>10 Hours</b>
RTL coding guidelines, Coding organization- complete realization, Writing a test bench, System design using ASM chart, Micro programmed design, Design flow of VLSI	

Circuits, Simulation of combinational and sequential Circuits, Analysis of waveforms, Optimizing data paths.	
<b>UNIT-IV</b>	
<b>10 Hours</b>	
PCI Arbiter Design using ASM Chart, Semiconductor Memories- ROM, RAM, SRAM, EPROM, Memory classification, Organization and technologies, Design, Architecture, Implementation of ROM chip, HDL based memory design examples. Programmable logic devices, Programmable array logic, CPLD and FPGA.	
<b>Text Books</b>	
1	Ian Grout, "Digital Systems Design with FPGAs and CPLDs", 1 <sup>st</sup> Edition Newnes, 2011.
2	Manjita Srivastava, Mahesh C. Srivastava, and Atul K. Srivastava, "Digital Design-HDL Based Approach", Cengage Learning, 2010.
3	Kevin Skahill, "VHDL for Programmable Logic", Pearson Education, 1 <sup>st</sup> Edition 2006.
<b>Reference Books</b>	
1	A. Anand Kumar, "Fundamentals of Digital Circuits", 3 <sup>rd</sup> Edition, PHI publication, 2014.
2	Roth Kinney, "Fundamentals of Logic Design", 7 <sup>th</sup> Edition, Cengage Learning, 2015.
3	Wayne Wolf, "FPGA-Based System Design", Pearson Education, 2004

<b>MEMS AND MICROSYSTEMS</b>	
Course Code: MVD 111 Contact Hours: L-3 T-1 P-0 Course Category: DEC	Credits: 4 Semester:2

**Introduction:** This course teaches basics of MEMS, with emphasis on MEMS sensors

**Course Objective:** The objective of this course is

- To understand basic knowledge on overview of MEMS (Micro electro Mechanical System) and various fabrication techniques.
- To study the design, analysis, fabrication and testing the MEMS based components.
- To understand various opportunities in the emerging field of MEMS.
- To study and implement various applications of MEMS.

**Pre-requisite:** Electronic circuits, basic knowledge of material science, Basic physics, chemistry, electronics and mechanics at the sophomore level. Understanding of basic physics. Understanding of engineering materials of basic level. Understanding of electronics and semiconductors to the basic semiconductors and electronics.

**Course Outcome:** After successful completion of the course student will be able to

- Understand new applications and directions of modern engineering.
- Apply the techniques for building microdevices in silicon, polymer, metal and other materials.
- Understand the physical, chemical, biological, and engineering principles involved in the design and operation of current and future micro devices.
- Analyze microsystems technology for technical feasibility as well as practicality.
- Describe the limitations and current challenges in microsystems technology.

**Pedagogy:** Learning modes will be PowerPoint slides, assignments and research paper discussion.

### Contents

<b>UNIT-I</b>	<b>10 Hours</b>
Introduction to MEMS & Microsystems, Introduction to Microsensors, Evaluation of MEMS, Microsensors, Market survey, application of MEMS, MEMS Material, MEMS materials properties, microelectronics technology for MEMS, micromachining technology for MEMS.	
<b>UNIT-II</b>	<b>11 Hours</b>
Micromachining process, Etch stop techniques and microstructure, surface and quartz Micromachining fabrication of micromachined microstructure, Microstereolithography MEMS microsensors, thermal micromachined microsensors, Mechanical MEMS, Pressure and flow sensor, Micromachined flow sensors, MEMS inertial sensors.	
<b>UNIT-III</b>	<b>11 Hours</b>

Micromachined microaccelerometers for MEMS, MEMS accelerometers for avionics, Temperature drift and damping analysis, Piezoresistive accelerometer technology, MEMS capacitive accelerometer, MEMS capacitive accelerometer process.	
<b>UNIT IV</b>	
<b>10 Hours</b>	
MEMS gyro sensor, MEMS for space application, Polymer MEMS & carbon nano tubes(CNT), Wafer bonding & packaging of MEMS, Interface electronics for MEMS, MEMS for biomedical application (Bio-MEMS) .	
<b>Text Books</b>	
1	Adams, Thomas M., Layton, Richard A.,” Introductory MEMS: Fabrication and Applications”, Springer, 2010.
2	MinhangBao,”Analysis and design principles of MEMS device”, 1 <sup>st</sup> Edition, Elsevier Science, 2005.
<b>Reference Books</b>	
1	Tai-Ran Hsu, “MEMS and Microsystems: Design and Manufacture”, 1 <sup>st</sup> Edition, McGraw-Hill, 2002.
2	Ghodssi, Reza: Lin, Pinyen, “MEMS Materials and Processes Handbook”, 1 <sup>st</sup> Edition, Springer, 2011.
3	Mohamed Gad-el-Hak, “MEMS: Introduction and Fundamentals”, 1 <sup>st</sup> Edition, Taylor and Francis, 2006.
4	Jan Korvink and Oliver Paul, “MEMS: A Practical Guide to Design, Analysis and Applications”, 1 <sup>st</sup> Edition, Springer, 2006.



<b>ADVANCED EMBEDDED SYSTEM DESIGN</b>	
Course Code: MVD 113 Contact Hours: L-3 T-0 P-2 Course Category: DEC	Credits: 4 Semester: 2

**Introduction of machine learning course:** Embedded system design needs knowledge of hardware as well as software concepts. This course will pay attention to introduce some of the basic concepts of hardware and software designing of embedded systems with a well motivated perspective. The course will cover embedded hardware architecture, design process and approaches, interfacing techniques, buses and protocols, hardware and software interrupts, embedded software programming, modelling of programs, inter-process synchronization and real time operating systems.

**Course Objective:**

- To develop the ability of solving real world problems.
- To develop background knowledge and core expertise of microprocessor.
- To know the importance of different peripheral devices and their interfacing to microcontrollers.
- To understand the concept of embedded systems.
- To design various projects using the embedded system applications.
- To understand the knowledge of machine learning concepts and various methods.

**Course outcomes:** After successful completion of the course student will be able to

- Understand the fundamental concepts that form the basis of hardware and software designing of embedded systems.
- Understands the widely used real time operating systems
- Design and program a system, interfacing techniques.
- Execute programs and software engineering practices of system design

**Pedagogy:** Classroom teaching which focuses upon relating the textbook concept with real world phenomenon, along with periodic lecture to enhance the problem-solving ability. To create a bridge between theory classes and practical to make the students understand better.

**Contents**

<b>UNIT-I</b>	<b>10 Hours</b>
<b>INTRODUCTION AND REVIEW OF EMBEDDED HARDWARE</b> Terminology, Gates, Timing diagram, Memory , Microprocessor buses ,Direct memory access, Interrupts, Built interrupts, Interrupts basis, Shared data problems, Interrupt latency, Embedded system evolution trends, Round-Robin, Round Robin with interrupt function, Rescheduling architecture, algorithm.	
<b>UNIT-II</b>	<b>11 Hours</b>
<b>REAL TIME OPERATING SYSTEM</b> Task and Task states, Task and data, Semaphore and shared data operating system services, Message queues timing functions , Events , Memory management, Interrupt routines in an RTOS environment , Basic design using RTOS.	

<b>UNIT-III</b>		<b>10 Hours</b>
<b>EMBEDDED HARDWARE, SOFTWARE AND PERIPHERALS</b>		
Custom single purpose processors: Hardware, Combination Sequence , Processor design, RT level design, optimizing software: Basic Architecture, Operation, Programmers view, Development Environment, ASIP, Processor Design, Peripherals, Timers, counters and watch dog timers, UART, Pulse width modulator, LCD controllers, Key pad controllers, Stepper motor controllers, A/D converters, Real time clock.		
<b>UNIT-IV</b>		<b>11 Hours</b>
<b>MEMORY AND INTERFACING</b>		
Memory write ability and storage performance, Memory types, composing memory, Advance RAM interfacing communication basic, Microprocessor interfacing I/O addressing, Interrupts, Direct memory access, Arbitration multilevel bus architecture, Serial protocol, Parallel protocols, Wireless protocols		
<b>PROCESS MODELS AND HARDWARE SOFTWARE CO-DESIGN</b>		
Modes of operation, Finite state machine, HCFSL and state charts language, state machine models, Concurrent process model, Concurrent process, Communication among process, Synchronization among process, Implementation, Data Flow model, Design technology, Automation synthesis, Hardware & software co-simulation, IP cores, Design Process Model.		
<b>Text Books</b>		
1	David. E.Simon, “An Embedded Software Primer”, 1 <sup>st</sup> Edition, Pearson Education, 2002.	
2	Frank Vahid and Tony Gwargie, “Embedded System Design”, Student Edition, John Wiley & sons, 2006.	
3	W. Wolf, Computers as Components: Principles of Embedded Computing System Design, 2 <sup>nd</sup> Edition, Burlington, 2008.	
<b>Reference Books</b>		
1	Steve Heath, “Embedded System Design”, Elsevier, 2 <sup>nd</sup> Edition, 2004	
2	T Noergaard, Embedded Systems Architecture: A comprehensive Guide for Engineers and Prgrammers, 2nd Edition, Newness, 2013.	
3	Wireless communication Networks and internet of things, AdamuMurtalaZungeru 2018.	

MACHINE LEARNING AND COMPUTER VISION	
Course Code: MVD - 115	Credits:4
Contact Hours: L-3 T-0 P-2	Semester:1

**Introduction:**

Machine learning is an application of artificial intelligence (AI) that provides systems the ability to automatically learn and improve from experience without being explicitly programmed. It is used in almost every field of engineering, law, healthcare, finance etc. This course focuses on developing a sound understanding of machine learning and computer vision concepts and its applications in industry or research.

**Course Objective:**

To provide an understanding of the theoretical concepts of machine learning and computer vision and prepare students for research or industry application of machine learning techniques.

**Prerequisite:**

Basics of statistics and mathematics.

**Course Outcomes:**

On successful completion of this course, students will be able to

- Understand the fundamentals of machine learning, computer vision and its impact in daily life applications.
- Build basic machine learning pipelines for various applications.
- Analyze the performance of machine learning classifiers.

**Pedagogy:**

The teaching-learning of the course would be organized through lectures, assignments, projects/ presentations and quizzes. Faculty members strive to make the classes interactive so that students can correlate the theories with practical examples for better understanding. Use of ICT, web-based sources as well as flipped class room teaching will be adopted.

## Contents

<b>UNIT I</b>		<b>8 Hours</b>
Introduction to Machine Learning (ML), Supervised Learning, Unsupervised Learning, its examples, Available Data Tools for ML, Features, Type of Features, Scaling, Performance Measure, Error Analysis, and Classification report, Confusion Matrix, Precision and Recall Trade-off, F1 Score, Macro F1, Accuracy, Skewed Classes.		
<b>UNIT II</b>		<b>10 Hours</b>
Basics of Optimization, Cost Function, Gradient Descent, Learning Rate, Weights, Artificial neurons, Perceptron, Bias and Variance, What is classification, Importance of data in ML, data cleaning, Case studies/applications.		
<b>UNIT III</b>		<b>10 Hours</b>
Linear Regression, Polynomial Regression, K-Means, Clustering, Number of Clusters, Advanced discussion on clustering, Dimensionality Reduction, Case studies/applications.		
<b>UNIT IV</b>		<b>12 Hours</b>
Bayes Theorem, Naive Bayes Model, Decision Tree, Random Forest Classifier, Support Vector Machines and Kernel Methods, Case studies/applications.		
Text Books		
1.	Mohri Mehryar, Afshin Rostamizadeh, and Ameet Talwalkar. “Foundations of machine learning”, MIT press, 2018	
2.	Sammut, Claude, and Geoffrey I. Webb. “Encyclopedia of machine learning and data mining”, Springer, 2017	
3.	Christopher M. Bishop. “Pattern Recognition and Machine Learning”, Springer, 2013	
Reference Books		
1.	Ethem A İpaydin. “Introduction to Machine Learning” Second Edition, PHI Learning, 2012	
2.	Mitchell Tom M. “Machine Learning”, Tata McGraw-Hill, 1997	

<b>INTERNET OF THINGS</b>	
Course Code: MVD 117 Contact Hours: L-3 T-1 P-0 Course Category: DEC	Credits: 4 Semester: 2

**Introduction:** Internet of Things is currently a hot technology across the globe. It has a vast application domain which includes agriculture, space, healthcare and manufacturing. IoT based applications such as innovative shopping system, infrastructure management in both urban and rural areas, remote health monitoring and emergency notification systems and transportation systems are gradually relying on IoT based systems. Wide application domain necessitates learning of the emerging technology. The course covers the following areas Internet in general and Internet of Things: layers, protocols, packets, services, performance parameters of a packet network as well as applications

**Course Objective:** The purpose of this course is

- To understand the knowledge on IoT architecture and various protocols, study their implementations.
- To explain in a concise manner how the general Internet as well as Internet of Things work.
- To understand constraints and opportunities of wireless and mobile networks for Internet of Things.
- To use basic measurement tools to determine the real-time performance of packet based networks.
- Analyse trade-offs in interconnected wireless embedded sensor networks.

**Pre-requisite:** Basic programming knowledge

**Course Outcome:** After successful completion of the course student will be able to

- Understand the Architectural Overview of IoT.
- Understand the IoT Reference Architecture and Real World Design Constraints.
- Understand the various IoT Protocols (Data link, Network, Transport, Session, and Service).
- Design and implement the security protocols on IoT based circuits.

**Pedagogy:** The course Internet of things has been designed to enable the student to understand constraints and opportunities of wireless and mobile networks for Internet of Things. A variety of teaching and learning tools may be employed including readings, videos, discussion, and simulations. Complete and actively participate in weekly discussions with timely initial posts and responses. Completion of other course assignments.

## Contents

<b>UNIT-I</b>	<b>11 Hours</b>
IoT-An Architectural Overview– Building an architecture, Main design principles and needed capabilities, An IoT architecture outline, standards considerations. M2M and IoT Technology Fundamentals- Devices and gateways, Local and wide area networking, Data management, Business processes in IoT, Everything as a Service (XaaS), M2M and IoT Analytics, Knowledge Management.	
<b>UNIT-II</b>	<b>11 Hours</b>
IoT Architecture-State of the Art – Introduction, State of the art, Reference Model and architecture, IoT reference Model - IoT Reference Architecture, Introduction, Functional View, Information View, Deployment and Operational View, Other Relevant architectural views. Real-World Design Constraints- Introduction, Technical Design constraints- hardware is popular again, Data representation and visualization, Interaction and remote control.	
<b>UNIT-III</b>	<b>10 Hours</b>
PHY/MAC Layer(3GPP MTC, IEEE 802.11, IEEE 802.15), Wireless HART,Z-Wave, Bluetooth Low Energy, Zigbee Smart Energy, DASH7 - Network Layer-IPv4, IPv6, 6LoWPAN, 6TiSCH,ND, DHCP, ICMP, RPL, CORPL, CARP.	
<b>UNIT-IV</b>	<b>10 Hours</b>
Transport Layer (TCP, MPTCP, UDP, DCCP, SCTP)-(TLS, DTLS) – Session Layer-HTTP, CoAP, XMPP, AMQP, MQTT ,Service layer Protocols & Security, Service Layer -oneM2M, ETSI M2M, OMA, BBF – Security in IoT Protocols – MAC 802.15.4 , 6LoWPAN, RPL, Application Layer.	
<b>Text Books</b>	
1	Jan Holler, Vlasios Tsiatsis, Catherine Mulligan, Stefan Avesand, Stamatis Karnouskos, David Boyle, “From Machine-to-Machine to the Internet of Things: Introduction to a New Age of Intelligence”, 1 <sup>st</sup> Edition, Academic Press, 2014.
2	Peter Waher, “Learning Internet of Things”, PACKT publishing, 2015
3	RajkumarBuyya, Amir Vahid Dastjerdi ,”Internet of Things: Principles and paradigms”,Elsevier, 2016
<b>Reference Books</b>	
1	Daniel Minoli, “Building the Internet of Things with IPv6 and MIPv6: The Evolving World of M2M Communications”, Wiley Publications,2013.
2	Vijay Madisetti and Arshdeep Bahga, “Internet of Things (A Hands-on Approach)”, 1 <sup>st</sup> Edition, Universities Press, 2015.
3	Qusay F Hassan ,”Internet of Things A TO Z: Technologies and Applications “, Wiley Publication,2018

<b>DIGITAL VLSI DESIGN</b>	
Course Code: MVD-102	Credits: 4
Contact Hours: L-3 T-0 P-2	Semester: 2
Course Category: DCC	

**Introduction:** This course brings circuit and system level views on design on the same platform. The course starts with basic device understanding and then deals with complex digital circuits keeping in mind the current trend in technology. The course aims at covering the important problems/algorithms/tools so that students get a comprehensive idea of the whole digital VLSI design flow. VLSI Design: High level Synthesis, Combinational and Sequential Synthesis Logic Synthesis.

**Course Objective:**

- To introduce digital integrated circuits
- To provide an understanding of CMOS devices and manufacturing technology.
- To provide an understanding of CMOS logic gates and their layout.
- To design Combinational and sequential circuit.
- To provide an understanding of memory design.

**Pre- requisites:** Basic knowledge of MOSFET, CMOS, Digital design and Memory elements.

**Course Outcome:** After successful completion of the course student will be able to

- Analyse the CMOS layout levels, understand CMOS fabrication.
- Implement digital logic designs of various circuits.
- Analyse performance issues and the inherent trade-offs involved in system design

**Pedagogy:** The course materials consist of four basic elements: the lecture, course notes, problems and solutions, and the textbook. These elements have been carefully integrated, with each having an important role in the overall effectiveness of the course. Learning modes will be PowerPoint slides, assignments and research paper discussion. To create a bridge between theory classes and practical to make the students understand better.

**Contents**

<b>UNIT-I</b>	<b>11 Hours</b>
Review of microelectronics, MOS structure and operation, Introduction, Structure and operation of MOSFET, Threshold voltage, Inversion region, Current-voltage characteristics, CMOS Technology, MOS capacitance, CMOS fabrication process.	
<b>UNIT-II</b>	<b>11 Hours</b>
MOS inverter and its characteristics, Inverter, Static CMOS Inverter, Propagation delay, Power dissipation, Parasitic capacitances and resistances- input capacitance, Interconnect Line/ Wire, Parasitic resistance, Impact of resistance, RC delay model.	
<b>UNIT-III</b>	<b>10 Hours</b>

Combinational static logic circuits, MOS logic, Complementary logic, AOI and OAI gates, Pseudo- nMOS Logic, Sequential logic circuits, Introduction, Sequential logic circuit, Latch and Flip-flop, Registers and counters, Dynamic logic gates.

**UNIT-IV**

**10 Hours**

Semiconductor Memory, RAM, SRAM, Non-Volatile memory, Adder and Multiplier circuits, Adder's Circuit, CMOS adder architecture, Subtractor, Multiplier, ALU.

**Text Books**

1	Ajay Kumar Singh, "Digital VLSI Design", Eastern Economy Edition, PHI publication, 2010.
2	Partha Pratim Sahu," VLSI Design", 1 <sup>st</sup> Edition, McGraw Hill Education, 2013.
3	Randall L.Geiger, Phillip E. Allen, and Noel R. Strader, "VLSI Design Techniques for Analog and Digital Circuits", Indian Edition, McGraw Hill Education.

**Reference Books**

1	Weste and Eshraghian, "Principles of CMOS VLSI Design" Addison Wesley, 3 <sup>rd</sup> Edition.
2	Bushnell and Agrawal, "Essentials of VLSI Testing for Digital, Memory and Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2002.
3	Deba prasad Das, "VLSI Design", Oxford, 2 <sup>nd</sup> Edition, 2016.



<b>ADVANCES IN EMERGING VLSI</b>	
<b>Course Code:</b> MVD-104 <b>Contact Hours:</b> L-3 T-1 P-0 <b>Course Category:</b> DCC	<b>Credits:</b> 4 <b>Semester:</b> 2

**Introduction:** The course offers important topics for VLSI Design Verification and Test.

**Course Objective:**

In this course we provide a solid framework in understanding: -

- To understand the Scaling of technology and their impact on device.
- Introduction to the concepts and techniques of VLSI design verification and testing.
- Understand fault modeling and simulation and defects

**Pre-requisite:** VLSI Design, Verilog Programming

**Course Outcome:** After successful completion of the course student will be able to

- Understand the Deep Submicron CMOS Technology
- Various type of verification, like IP verification, RTL verification, timing verification etc.
- Testing level to validate the quality of silicon.
- Understand the Advances in design, Modeling, Simulation and measurement validation of high-performance interconnects.

**Pedagogy:** Class room teaching, problem solving approach, practical based learning, tutorials.

### Contents

<b>UNIT-I</b>	<b>12 Hours</b>
MOS scaling, classification, DSM (Deep submicron) effects on devices, physical and geometrical effects on the behaviour of MOS transistor, MOS transistor leakage mechanisms, weak inversion behaviour, reverse-bias junction leakage, Gate induced drain leakage, overall leakage interactions and considerations, Deep submicron IC reliability.	
<b>UNIT-II</b>	<b>10 Hours</b>
Logic Optimization, Technology Mapping, Introduction to Hardware Verification and methodologies, Binary Decision Diagrams, construction, Reduction rules and Algorithms, Temporal Logic, Basic Operators, Syntax and Semantics of LTL, CTL and CLT.	
<b>UNIT-III</b>	<b>10 Hours</b>
VLSI Testing, Introduction, Test process, Test economics, Testing Defects, Errors. Fault models- Physical Faults and their modelling, Stuck at Faults, Bridging Faults. Fault Simulation, Test generation for combinational circuits.	
<b>UNIT-IV</b>	<b>10 Hours</b>
Introduction to Automatic Test Pattern Generation, ATPG Algebras, Test generation algorithms for sequential circuits and built-in self-test, Difference between planar and Fin FET, Validation.	
<b>Text Books</b>	
1	Harry Veendrick, "Deep-Submicron CMOS ICs", 2ndEdition, Kluwer Academic

	publishers,2000.
2	D. D. Gajski, N. D. Dutt, A.C.-H. Wu and S.Y.-L. Lin, “High-Level Synthesis: Introduction to Chip and System Design”, paperback Edition, Springer, 2012
3	John Paul Uyemura, “Chip Design for Submicron VLSI”, 2ndEdition., Thomson, 2006
4	S. Palnitkar, “Verilog HDL: A Guide to Digital Design and Synthesis”, Prentice Hall, 2nd Edition, 2003
<b>Reference Books</b>	
1	Wolfgang nebel and Jean mermet, “Low power design in deep submicron electronics”, NATO ASI series, Kluwer Academic publishers, 2012.
2	G. De Micheli, “Synthesis and optimization of digital circuits”, McGraw-Hill, TMH Edition, 2003.
3	M. Huth and M. Ryan, “Logic in Computer Science modeling and reasoning about systems”, Cambridge University Press,2nd Edition, 2004.

<b>DEVICE MODELING &amp; CIRCUIT SIMULATION</b>	
Course Code: MVD- 106 Contact Hours: L-3 T-0 P-2 Course Category: DEC	Credits: 4 Semester: 2

**Introduction:** The course deals with the study of device models that are used in the design and analysis of circuits using any simulator.

**Course Objective:**

- To explain the fundamental knowledge of semiconductor devices.
- To provide an introduction to the basic semiconductor physics/solid-state physics needed to understand device modelling of electronic devices.
- To understand the operation of several basic semiconductor devices: p-n junctions, metal-semiconductor junctions, Diodes, metal oxide semiconductor field effect transistors (MOSFETs), Complementary MOSFETs (CMOS).
- To provide fundamental understanding of device modeling and numerical simulation techniques.

**Pre-requisite:** Basic course of VLSI design

**Course Outcome:** After successful completion of the course student will be able to

- Understand concepts of MOSFET modelling.
- Implement the device models on software.
- Design and implement the codes for device modelling.
- Implement the analog and digital circuit simulation.

**Pedagogy:** Learning modes will be Power Point slides, assignments and research paper discussion. Use of ICT modes and classroom teaching. To create a bridge between theory classes and practical to make the students understand better.

**Contents**

<b>UNIT-I</b>	<b>10 Hours</b>
Introduction to SPICE modelling, Growth of fables design industry, SPICE modelling of resistor, Capacitor, Inductor, Semiconductor devices such as Diode, BJT, FET, MOSFET. MOSFET model parameters, Introduction to MOSFET SPICE Level 1, Level 2 and Level 3 models. CAD tools, Introduction to Device simulators, Tools for simulating device performance, Introduction to Circuit simulators.	
<b>UNIT-II</b>	<b>10 Hours</b>

Circuit simulation techniques, DC analysis, AC analysis, Transient analysis, Modelling of Process Variation, Process corners, Monte Carlo simulation, and Sensitivity/worst case analysis, Simulation of digital and analog circuits, Transfer function, Frequency response, Noise analysis, Distortion and Spectral analysis.	
<b>UNIT-III</b>	
<b>10 Hours</b>	
MOSFET DC model, Static model and dynamic model, MOSFET Models for Digital	
Design, performance considering short channel and narrow width effects, Mechanical stress etc. MOSFET Models for Analog Design, Long Channel MOS model, Short Channel MOS model. Large signal and small signal model. Analog Circuit Performance Parameters: Impact of parasitic effects, Process /temperature variation, Device reliability effects. Effect of temperature on model parameters.	
<b>UNIT-IV</b>	
<b>11 Hours</b>	
Data Acquisition and model parameter measurements, MOSFET models for mixed Analog-Digital circuit design, MOSFET models for Radio frequency circuit design, Deep submicron MOSFET models, Power MOSFET Simulation Models, Advanced MOSFET Models for Circuit Simulators, Brief overview of BSIM and EKV model.	
<b>Text Books</b>	
1	Tor A. Fjeldly, Trond Ytterdal, Michael S. Shur, "Introduction to Device Modeling and Circuit Simulation" Wiley, Latest Edition.
2	Paul W. Tuinenga, "SPICE: A Guide to Circuit Simulation and Analysis Using PSpice", 3 <sup>rd</sup> Edition, Pearson, 2006.
3	Paolo Antognetti and Giuseppe Massobrio, "Semiconductor Device Modeling with SPICE", 2 <sup>nd</sup> Edition, McGraw-Hill, 2010.
<b>Reference Books</b>	
1	Y. Tsividis, "Operation and Modeling of MOS transistors", 3 <sup>rd</sup> Edition, Oxford University Press, 2010.
2	Jacob Millman, "Millman's Electronic Devices and Circuits", 4 <sup>th</sup> Edition, McGraw Hill, 2015.
3	Muhammad H. Rashid, "Introduction to PSpice Using OrCAD for Circuits and Electronics", Pearson, 2015.

<b>SEMICONDUCTOR MEMORY DESIGN</b>	
Course Code: MVD-108	Credits: 4
Contact Hours: L-3 T-0 P-2	Semester: 2
Course Category: DEC	

**Introduction:** This course gives basics of RAM, ROM etc in semiconductor field. Semiconductor memory design is an essential course of today's electronics and is used in any equipment that uses a processor of one form or another.

**Course Objective:**

- To acquire knowledge about different types of semiconductor memories.
- To study about architecture and operations of different semiconductor memories.
- To comprehend the low power design techniques and methodologies.
- To verify the theoretical concepts through laboratory and simulation experiments.

**Pre-requisite:** Basic SRAM, ROM memory knowledge

**Course Outcome:** After successful completion of the course student will be able to

- Analyze different types of RAM, ROM designs.
- Analyze different RAM and ROM architecture and interconnects.
- Analyze the design and characterization technique.
- Understand different memory testing and design for testability.
- Identify new developments in semiconductor memory design.

**Pedagogy:** Learning modes will be PowerPoint slides, assignments and research paper discussion. To create a bridge between theory classes and practical to make the students understand better.

**Contents**

<b>UNIT-I</b>	<b>10 Hours</b>
MOS RAM technologies, SRAMs, architecture, SRAM cell and peripheral, Circuit operation, SRAM Technologies, SOI Technology, advanced SRAM architectures and technologies, DRAM technology development, CMOS SRAMs cell, Theory and advanced cell structures.	
<b>UNIT-II</b>	<b>11 Hours</b>
Nonvolatile memories, MOS ROMs, PROMs, EPROMs, One-Time Programmable EPROMS, Electrically erasable PROMs, EEPROM technology and architecture, Nonvolatile SRAM-Flash Memories, advanced Flash Memory architecture.	
<b>UNIT-III</b>	<b>10Hours</b>
Memory failure modes, Reliability modelling, Prediction design for reliability, Reliability test Structure, Reliability screening and qualification, Radiation effects, Radiation hardening, Process and techniques, Radiation hardened memory characteristics, Soft errors.	
<b>UNIT IV</b>	<b>11Hours</b>

Ferroelectric random access memories (FRAMs), Gallium arsenide FRAMs, Analog memories, resistive RAMs, Experimental memory devices, Memory hybrids and MCMs (2D), Memory stacks and MCMs(3D), Memory cards, High density memory packaging.

**Text Books**

1	Ashok K. Sharma, “Advanced Semiconductor Memories: Architectures, Designs, and Applications”, 2 <sup>nd</sup> Edition, John Wiley, 2009.
2	A.K Sharma, “Semiconductor Memories Technology, Testing and Reliability”, 1 <sup>st</sup> Edition IEEE Press, 2003.
3	Santosh K. Kurinec and Krzysztof Iniewski, “Nanoscale semiconductor Memories”, CRC Press, 2017.

**Reference Books**

1	Luecke Mire Care, “Semiconductor Memory Design and Application”, 1 <sup>st</sup> Edition, Mc-Graw Hill, 1999.
2	Bely Prince, “Semiconductor Memory Design Handbook”, 1 <sup>st</sup> Edition, IEEE Computer Society, 2001.
3	William D. Brown, and Joe E. Brewer, “Nonvolatile Semiconductor Memory Technology”, IEEE Press, 2018.

<b>ANALOG FILTER DESIGN</b>	
Course Code: MVD-110 Contact Hours: L-3 T-0 P-2 Course Category: DEC	Credits: 4 Semester: 2

**Introduction:** This course covers the techniques of modern signal processing that are fundamental to a wide variety of application areas. Special emphasis is placed on the architectures and design techniques for active and passive filters.

**Course Objective:**

- To understand the active filter design
- To explain the normalization, Frequency and impedance scaling.
- Determination of the transfer functions of filters.
- Frequency transformations, design of highpass, bandpass and band reject filters
- Active–RC realizations of the transfer function of the filter
- To analyse the Elliptic (Cauer) approximation and filter design
- Introduction of passive filter design
- Design of doubly terminated passive LC ladder Cauer approximations
- Active–RC simulation of passive doubly terminated LC filters

**Pre-requisite:** Signals, Systems and Circuits, Operational amplifiers

**Course Outcome:** After successful completion of the course student will be able to

- Understand the operation of electronic filters and describe them in the frequency domain from their magnitude characteristics
- Design lowpass, highpass, bandpass and band reject passive and active–RC filters with all–pole and rational approximations using the appropriate mathematics or filter tables.
- Implement the software system simulation tools to verify filter specifications in the frequency domain
- Analyse software tools to design frequency selective electronic circuits.
- Collaborate with fellow students in a team, in order to solve complex filter design and implementation problems

**Pedagogy:** Learning modes will be PowerPoint slides, assignments and research paper discussion. To create a bridge between theory classes and practical to make the students understand better.

## Contents

<b>UNIT-I</b>		<b>10 Hours</b>
Monolithic filters, Digital filters, Analog discrete-time filters, Analog continuous-time filters, Introduction to analog filters, CMOS filters descriptive terminology, Filter transmission, Types and specifications, Filter transfer function, Relationship among the time domain, Frequency domain, s domain.		
<b>UNIT-II</b>		<b>11 Hours</b>
Active and passive filter synthesis. Standard low-pass approximations, Butterworth, Chebyshev, Inverse Chebyshev, Cauer, Bessel, Elliptical, Frequency transformations, First-order and Second order filter functions, Active filters, Inductor based filter, Two Integrator loop topology.		
<b>UNIT-III</b>		<b>11 Hours</b>
Switched capacitor filters, Basic principle and practical circuits, Continuous type filters MOSFET-C, OTA-C filters, Implementation techniques towards low power supply voltages and low distortion, Frequency and time domain relationship, Pole and Zero locations.		
<b>UNIT-IV</b>		<b>10 Hours</b>
Filter synthesis for very high frequencies, Synthesis methods, Biquads, Gytrators, generalized immittance converter (GIC), Inductor simulation using GIC, Introduction to Log-domain filters, Analog adaptive filters, Low voltage Analog filters in nanometer CMOS.		
<b>Text Books</b>		
1	M. E. Van Valkenburg and Mac Elwyn Van Valkenburg, “Analog Filter Design” 1 <sup>st</sup> Edition, Oxford University Press, 2000.	
2	Lawrence P. Huelsman, “Active and Passive Analog Filter Design: An Introduction, volume 1”, 1 <sup>st</sup> Edition, McGraw-Hill, 1993.	
3	Williams and Fred Taylor, “Electronics Filter Design”, McGraw-Hill Education, 4 <sup>th</sup> Edition, 2006.	
<b>Reference Books</b>		
1	Larry D. Paarmann, “Design and Analysis of Analog Filters: A Signal Processing Perspective”, 1 <sup>st</sup> Edition, Kluwer Academic Publishers, 2001.	
2	Arthur B. Williams, “Analog Filter and Circuit Design Handbook” McGraw-Hill Education, 2014.	
3	Rolf Schaumann, Haiqiao Xiao, Mac E. Van Valkenburg, “Design of Analog Filters”, 2 <sup>nd</sup> Edition, Oxford University Press, 2009.	



<b>DIGITAL TECHNIQUES FOR HIGH SPEED DESIGN</b>	
Course Code: MVD 112	Credits: 4
Contact Hours: L-3 T-0 P-2	Semester: 2
Course Category: DEC	

**Introduction:** Digital techniques for high-speed design, is a subject that deals with the basic theory of different trends in high-speed design, backplane configurations, signal integrity and signaling technologies. Further this course will give some idea of memory signaling technologies, differential and mixed-mode parameters, simulation, verification and layout of high-speed designs and advances in their modelling and design.

**Course Objective:**

- To enhance the knowledge about the real challenges faced by the designers while preparing high speed designs.
- To meet the signaling technologies of high-speed devices as well as circuits.
- To provide some idea of good design principles, and to simplify the process for simulation, verification and layout of high-speed designs.
- To understand the in-depth knowledge of effects of various parameter's variations on the designed circuit.
- To utilize the knowledge to design high speed designs as per the given specifications.

**Course Outcomes:** After successful completion of the course student will be able to

- Understand the knowledge of different trends in high-speed design.
- Understand the memory signaling technologies.
- Analyse all the differential and mixed mode S parameters needed to be considered in time domain.
- Understand the Advances in design, Modeling, Simulation and measurement validation of high-performance interconnects.

**Pedagogy:** Classroom teaching which focuses upon relating the textbook concepts with real world phenomena, along with periodic tutorial classes to enhance the problem-solving ability.

**Contents**

<b>UNIT-I</b>	<b>10 Hours</b>
Trends in High-Speed Design, backplane configurations, SerDes technology, Signal integrity, signaling technologies and devices, Gunning transceiver Logic, Low voltage differential signaling (LVDS), Bus LVDS, LVDS multipoint, High-speed transceiver logic and Stub-series terminated logic, ECL, Current-mode logic, FPGAs - 3.125 Gbps rocket IOs and Hard copy devices, Fiber optic components, High speed interconnects and cabling.	
<b>UNIT-II</b>	<b>11 Hours</b>
Memory device overview, memory signaling technologies, double data rate SDRAM (DDR, DDR2), GDDR3, ZBT, FCRAM, Sigma RAM, RLDRAM, DDR SRAM, Flash, FeRAM, and MRAM, Quad data rate SRAM, Direct Rambus	

DRAM(DRDRAM), Xtreme data rate DRAM, Flex Phase and ODR.	
<b>UNIT-III</b>	
<b>10 Hours</b>	
Differential and mixed-mode S parameters, Time domain reflectometry (TDR), Time domain transmission (TDT) and VNAs, Modeling with IBIS, Overview of EDA Tools for high-speed design, simulation, verification and layout.	
<b>UNIT-IV</b>	
<b>11 Hours</b>	
Advances in design, Modeling, Simulation and measurement validation of high-performance Board-to-Board 5-to-10 Gbps Interconnects, High-Speed Fiber-Optic transceivers, SerDes transceivers, serializers and deserializers, WarpLinkSerDes system, Emerging protocols and technologies, Electrical Optical Circuit Board, Rapid IO, PCI Express and express card.	
<b>Text Books</b>	
1	Tom Granberg, "Handbook of Digital Techniques for High-Speed Design", 1 <sup>st</sup> Edition, Prentice Hall, 2012
2	Stephen H. Hall and Howard L. Heck, "Advance Signal Integrity for High-speed Digital Designs", Willy, IEEE Press, 2009.
<b>Reference Books</b>	
1	Howard Johnson and Martin Graham, "High Speed Digital Design: A Handbook of Black Magic", 2 <sup>nd</sup> Edition, Prentice Hall, 2000
2	Stephen H. Hall, Garrett W. Hall, & James A. McCall, "High speed Digital system Design", WILLY -IEEE Press, 2000.

<b>NEURAL NETWORKS IN EMBEDDED APPLICATIONS</b>	
Course Code: MVD-114 Contact Hours: L-3 T-1 P-0 Course Category: DEC	Credits: 4 Semester: 2

**Introduction:** The course offers important topics for many kinds of neural network architectures; many kinds of tasks neural networks can be used for. Simple tasks can be easily trained and executed even on microcontrollers nowadays. For harder tasks stronger computers can be involved to teach the neural network, transfer the trained network to the embedded system, then it can use it.

**Course Objective:** Most neural networks now use convolution networks that mimic the neural topology of the brain. Users normally get basic performance running convolution algorithms on generic processors. A speed-up can be achieved by custom hardware that implements a faster version of the software. But since software needs to use the standard set of instructions for a dedicated hardware, this will take quite some time depending on their complexity.

**Course Outcome:** The student will be able to:

- To understand the role of neural networks in engineering, artificial intelligence, cognitive modeling and embedded circuits.
- To provide knowledge of supervised learning in neural networks.
- To provide knowledge of computation and dynamical systems using neural networks.
- To provide knowledge of reinforcement learning and unsupervised learning using neural networks.

**Pedagogy:** The class will be taught using theory and case-based methods which will encourage them to brainstorm on the technical issues involved around the problem selected in embedded systems. Students will be allotted projects to increase their understanding of the concepts of Neural Network through gamification and learning through gamified platforms which require basic programming skills.

### Contents

<b>UNIT-I</b>	<b>10 Hours</b>
Introduction to artificial neural networks, Fundamental models of artificial neural network, Perceptron networks, Feed forward networks, Feedback networks, Radial basis function networks, and Associative memory networks.	
<b>UNIT-II</b>	<b>11 Hours</b>

Self-organizing feature map, Learning Vector Quantization, Adaptive resonance theory, Probabilistic neural networks, Neocognitron, Boltzmann Machine. Optical neural networks Simulated annealing, Support vector machines, Applications of neural network in Image processing.	
<b>UNIT-III</b>	
<b>11 Hours</b>	
Introduction to Embedded systems, Characteristic. Features and Applications of an embedded system, Introduction to embedded digital signal processor, Embedded system design and development cycle, ANN application in digital camera, Implementation of Radial Basis Function.	
<b>UNIT-IV</b>	
<b>10 Hours</b>	
Neural Network on embedded system: Real time face tracking and identity verification, Overview of design of ANN based sensing logic and implementation for fully automatic washing machine.	
<b>Text Books:</b>	
1.	S N Sivanandam, S Sumathi, S N Deepa, "Introduction to Neural Networks Using Matlab 6.0," Tata McGraw Hill Publication, 2005.
2.	Simon Haykin, "Neural Networks: Comprehensive foundation," 2 <sup>nd</sup> edition, Prentice Hall Publication, 1998.
3.	Satish Kumar, "Neural Networks: A Classroom Approach", 2 <sup>nd</sup> edition, McGraw Hill Education, 2017.
<b>Reference Books:</b>	
1.	Frank Vahid, TonyGivargis, "Embedded System Design a Unified Hardware/ Software Introduction," student edition, Wiley India Pvt. Ltd, 2006.
2.	Rajkamal, "Embedded Systems Architecture, Programming and Design," Tata McGraw- Hill, 2003.
3.	MohamadHassoun, "Fundamentals of Artificial Neural Networks", MIT Press, 2003.

<b>CMOS MIXED-SIGNALS VLSI DESIGN</b>	
Course Code: MVD-116	Credits: 4
Contact Hours: L-3 T-1 P-0	Semester: 2
Course Category: DEC	

**Introduction:** The course will give practical aspect of mixed signal VLSI blocks such as comparators, data converters, oscillators and phase locked loop. As a part of this course, the students will use industry standard softwares and tools such as Cadence's Virtuoso schematic, Spectre simulator and Mentor Graphics' Eldo and Calibre for post layout simulations along with the parasitic extractions. The design problems given in the form of assignments will be designed and simulated in a standard CMOS technology by students. The study will cover design issues on the PVT variations and statistical mismatches in temperature and process (Monte Carlo).

**Course Objective:**

- To understand the basic theory of analog circuits, design principles and techniques for analog ICs blocks implemented in CMOS technology.
- To explain the theory and design skills of CMOS op-amps, voltage reference circuits, switched capacitor circuits, sample-and- hold circuits, and A/D & D/A converters used in modern communication systems and consumer electronic products.
- To understand the design of core mixed-signal IC blocks: comparators and data converters and system level design flow: top-down and bottom-up design methodologies

**Pre-requisite:** Analog VLSI Design, VLSI Design

**Course Outcome:** After successful completion of the course student will be able to

- Understand analog and discrete-time signal processing
- Understand the basics of Analog to digital converters (ADC) and Digital to analog converters (DAC).
- Analyse High-speed ADCs (e.g., flash ADC, pipeline ADC and related architectures) and successive approximation ADCs.
- Understand the concept of High-resolution ADCs (e.g., delta-sigma converters).
- Analyse Mixed-Signal layout and Interconnects.
- Understand the Phase locked loops.
- Demonstrate the ability to design practical circuits that perform the desired operations.

**Pedagogy:** The class will be taught using theory and case-based method. Since this is design course, students are given problems based on design of CMOS mixed signal circuits. Technology Discussion sessions are organized on current research challenges in design, their relevance and applications in microelectronics industry. Design using

CAD tools in CMOS design will also be done. To create a bridge between theory classes and practical to make the students understand better.

### Contents

<b>UNIT-I</b>		<b>10 Hours</b>
Analog and discrete-time signal processing, analog integrated continuous-time and discrete-time filters, Analog continuous-time filters, passive and active filters, basics of analog discrete-time filters and Z-transform.		
<b>UNIT-II</b>		<b>11 Hours</b>
Switched-capacitor filters, Nonidealities in switched-capacitor filters, switched capacitor filter architectures, switched capacitor filter applications, Basics of data converters, Successive approximation ADCs, Dual slope ADCs, Flash ADC, Pipeline ADC.		
<b>UNIT-III</b>		<b>11 Hours</b>
Hybrid ADC structures, high resolution ADC, DAC, Mixed signal layout, Interconnects and data transmission, Voltage-mode signaling and data transmission, Current-mode signaling and data transmission.		
<b>UNIT-IV</b>		<b>10 Hours</b>
Introduction to frequency synthesizers and synchronization, basics of (Phase Locked Loop) PLL, PLL implementation techniques, Digital and Analog PLL, performance parameters, Delay Locked Loop (DLL), characteristics, advantages over PLL, implementation techniques.		
<b>Text Books</b>		
1	R. Jacob Baker, "CMOS mixed-signal circuit design", 2 <sup>nd</sup> Edition, John Wiley, 2009	
2	Behad Razavi, "Design of analog CMOS integrated circuits", McGraw-Hill, 2003.	
3	R. Jacob Baker, "CMOS circuit design, layout and simulation" 2 <sup>nd</sup> Edition, IEEE press, 2008.	
<b>Reference Books</b>		
1	Phillip E.Allen,Douglas R.Holberg,"CMOS Analog Circuit Design",2 <sup>nd</sup> Edition,Oxford University Press,2002.	
2	Gray, Hurst, Lewis, and Meyer, "Analysis and Design of Analog Integrated Circuits", 5 <sup>th</sup> Edition Wiley, 2009.	
3	Willy M.C. Sansen, "Analog Design Essentials", International Edition, Springer, 2006.	

<b>CAD FOR VLSI</b>	
<b>Course Code:</b> MVD-118 <b>Contact Hours:</b> L-3 T-1 P-0 <b>Course Category:</b> DEC	<b>Credits:</b> 4 <b>Semester:</b> 2

**Introduction:** This objective is to provide the idea about various CAD tools front end back-end design

**Course Objective:** Fundamental concepts and overview; Various CAD Tools for front end and Back-end design, Introduction to VLSI Methodologies, Introduction to Design Tools, Layout Algorithms Circuit partitioning, Dataflow modelling.

**Pre-requisite:** VLSI Design, Verilog Programming

**Course Outcome:** Ability to apply the fundamental concepts of CAD of VLSI circuits. Understand different types of modelling techniques and procedure for measuring delay, Concept of Layout, routing and placement.

**Pedagogy:** Class room teaching, problem solving approach, practical based learning, tutorials

### Contents

<b>UNIT-I</b>	<b>12 Hours</b>
Introduction to VLSI design methodologies and supporting CAD environment, Various CAD Tools for front end and Back-end design, Schematic editors, Layout editors, Place and Route tools, introduction to logic simulation and synthesis.	
<b>UNIT-II</b>	<b>10 Hours</b>
Dataflow modelling – Behavioural modelling, Structural Modelling, Modelling and Simulation of systems/subsystems using Verilog HDL. Language based description of complex digital systems, RTL description and design language representation.	
<b>UNIT-III</b>	<b>10 Hours</b>
Automatic Test Program Generation; Combinational testing D-Algorithm and PODEM algorithm; Scan-based testing of sequential circuits; Testability measures for circuits. DELAY MODELING: Event based and level sensitive timing control memory initialization, conditional compilation time scales for simulation	
<b>UNIT-IV</b>	<b>10 Hours</b>
Advanced modeling techniques: Static timing analysis, delay, switch level modeling, user defined primitive (UDP), memory modeling. Layout Algorithms Circuit partitioning, placement, and routing algorithms; Design rule verification; Circuit Compaction; Circuit extraction and post-layout simulation.	
<b>Text Books</b>	
1	Stephen Trimberger," Introduction to CAD for VLSI", Kluwer Academic publisher, 2002.
2	N.A. Sherwani, " Algorithms for VLSI Physical Design Automation ", 1999
3	De Micheli, G., Synthesis and Optimization of Digital Circuits, McGraw Hill, (1994).

4	Weste, N.and Eshraghian, k., “Principles of CMOS VLSI Design- A Systems Perspective”, 2nd Ed. Addison Wesley.
5	Palnitkar, S., “Verilog HDL”, 2nd Ed., Pearson Education.

**Reference Books**

1	Naveed Shervani, “Algorithms for VLSI physical design Automation”, Kluwer Academic Publisher, Second edition.
2	Drechsler, R., Evolutionary Algorithms for VLSI CAD, Kluwer Academic Publishers, Boston, 1998.
3	Gaynor E. Taylor, G. Russell, “Algorithmic and Knowledge Based CAD for VLSI”, Peter peregrinus ltd. London.
4	Wolf, W., “Modern VLSI Design: System on Chip”, 2nd Ed., Prentice Hall of India.



<b>LOW POWER VLSI DESIGN</b>	
Course Code: MVD-120 Contact Hours: L-3 T-0 P-2 Course Category: DEC	Credits: 4 Semester: 3

**Introduction:** The course offers important topics for Low power VLSI design. As the technology node scales down, there is not much increase in battery technology. Design for low-power implies the ability to reduce all components of power consumption in CMOS digital/analog circuits during the development of a low power electronic product.

**Course Objective:**

- Understand the design, analyze, model and simulate the low power CMOS circuits.
- Implement the design methodology and understand the experiment of the subject.
- Test the hand calculations using simple models.
- Understand that Low power design not only needed for portable applications but also to reduce the power of high-performance systems.

**Pre-requisite:** Analog Integrated Circuits, Digital Integrated Circuits.

**Course Outcome:** The student will be able to:

- Apply knowledge of mathematics, science and engineering to design and analysis of low power analog/digital integrated circuits for given specifications.
- Identify, formulates, and solves engineering problems in the area of low power design.
- Analyze and understand power management in electronic circuits
- Understand Low voltage analog circuit design techniques and modern programming tools such as Cadence, necessary for engineering practice.

**Pedagogy:** The class will be taught using theory and case-based method. Students are given problems based on design of low power CMOS circuits. Technology discussion sessions are organized on current research challenges in design, their relevance and applications in microelectronics industry. Design using CAD tools in low power CMOS design will also be done.

## Contents

<b>UNIT-I</b>		<b>11 Hours</b>
Introduction, Battery technology summary, Sources of CMOS power consumption, need for low power VLSI chips, Dynamic power, Static power, Switching power, Computing power versus Chip power, SOI and Bulk technology.		
<b>UNIT-II</b>		<b>10 Hours</b>
Impact of technology Scaling - Technology and Device, transistor sizing, gate oxide thickness, Technology options for low power, design options for power reduction, architectural level approaches, voltage scaling, power management, Circuit level approaches, Low power digital cells library.		
<b>UNIT-III</b>		<b>11 Hours</b>
Low power Analog integrated circuits, Challenges in low voltage analog circuit design, Issues about low power supply voltage. Basic building blocks in analog design, Cascode structure, Self cascode structure, Voltage follower, Flipped voltage follower.		
<b>UNIT-IV</b>		<b>10 Hours</b>
Low voltage analog circuit design techniques, Roadmap, Design of analog circuits using low voltage implementation techniques, Classification of body bias techniques, Dynamic Threshold MOSFET, Bulk driven technique, Floating Gate MOSFET, Subthreshold analog circuits		
<b>Text Books:</b>		
1	Gary K. Yeap, Farid N. Najm, "Low power VLSI design and technology", 1st Edition, World Scientific Publishing Ltd.,2004.	
2	Rabaey, Pedram, "Low power design methodologies", 2nd Edition, Kluwer Academic, 2004	
<b>Reference Books:</b>		
1	Kaushik Roy, Sharat Prasad, "Low-Power CMOS VLSI Circuit Design", 2nd Edition, Wiley, 2008.	
2	Christian Piguet, "Low-power CMOS circuits: technology, logic design and CAD tools", 1st Edition, Taylor & Francis Group, 2006.	

<b>ANALOG INTEGRATED CIRCUITS</b>	
Course Code: MVD-122 Contact Hours: L-3 T-0 P- 2 Course Category: DEC	Credits: 4 Semester: 2

**Introduction:** Analog integrated circuit design is used for designing operational amplifiers, linear regulators, oscillators, active filters, and phase locked loops. The semiconductor parameters such as power dissipation, gain, and resistance are more concerned in the designing of analog integrated circuit.

**Course Objective:**

- To understand the theoretical & circuit aspects of Op-amp, which is the backbone for the basics of linear integrated circuits.
- To perform analysis of circuits based on linear integrated circuits.
- To design circuits and systems for particular applications using linear integrated circuits.
- Fundamentals of analog and digital integrated circuits.

**Pre-requisite:** Knowledge of mathematics on secondary education level (operations with fractions, solving system of the linear equations, algebraic handling with equations) and electronics (principles of the passive elements, describe simple circuit by using differential equations).

**Course Outcome:** After successful completion of the course student will be able to

- Understand fundamental properties of the electronic filters in time and frequency domain.
- Design passive as well as active filter for particular application including calculation of the values of circuit elements.
- Understand the differences between theoretical, practical & simulated results in integrated circuits.
- Interpret function of the crystal filters and structures with switched capacitors
- Analyse and design filtering networks.

**Pedagogy:** Learning modes will be PowerPoint slides, assignments and research paper discussion.

**Contents**

<b>UNIT-I</b>	<b>10 Hours</b>
Signals, Information, Interference and noise, signal classification, Dynamic range, S/N ratio, Functions in analog signal processing, Linear non-linear functions, Impedance adaptation, Amplitude and level matching, Terminal matching, Buffering filtering, Linearization, Domain conversions, Errors in analog signal processing,	
<b>UNIT-II</b>	<b>11 Hours</b>

Voltage amplification, Practical voltage amplifiers, Effects of finite input impedances, Building blocks for voltage amplifiers, Current to voltage and voltage to current conversion, Current Integrators, Mirrors, Amplifiers, and Conveyors.	
<b>UNIT-III</b>	
<b>11 Hours</b>	
CMOS analog integrated circuits, Analog building blocks, Op-amp design, Practical op amp characteristics and model, DC offset and DC bias currents, Gain, bandwidth and slew rate, Noise, Input stage, Output stage, CMOS OTA, Ideal model, OTA building block circuits, Design of simple OTA.	
<b>UNIT-IV</b>	
<b>10 Hours</b>	
Signal rectifications, AC/DC conversion, CMOS implementation of Adder, Subtractor, Squarer, Analog Multiplier, Analog Dividers, Differentiator and Integrator circuits, Impedance transformation and conversion, Analog multiplexers.	
<b>Text Books</b>	
1	Pallas Areny and John G.Webster, “Analog Signal Processing”, Student Edition, John Wiley, 2011.
2	Teleo-Cuautle and Esteban, “Integrated Circuits for Analog Signal Processing”, 1 <sup>st</sup> Edition, Springer, 2013.
3	Behzad Razavi, “Design of Analog CMOS Integrated Circuits”, 2 <sup>nd</sup> Edition, McGraw Hill, 2017.
<b>Reference Books</b>	
1	Ismail, Mohammed and Sawan, Mohamad, “Analog Circuits and Signal Processing”, The Springer International Series in Engineering and Computer Science, 2012.
2	M.Ismail and T. Fiez, “Analog VLSI Signal and Information Processing”, 2 <sup>nd</sup> Edition, McGraw Hill, 2000.
3	Tahira Parveen, “Textbook of Operational Transconductance Amplifier and Analog Integrated Circuits”, I.K International Publishing house Pvt. Ltd, 2013.

<b>DIGITAL SIGNAL PROCESSING</b>	
<b>Course Code:</b> MVD-124 <b>Contact Hours:</b> L-3 T-0 P-2 <b>Course Category:</b> DEC	<b>Credits:</b> 4 <b>Semester:</b> 2

**Introduction:** The course is designed to introduce fundamental principles of Digital Signal Processing. The course provides sufficient understanding of the analysis and representation of discrete-time signal systems, including DFT, DTFT, z-transform and design of digital filters.

**Course Objective:**

- Understand the fundamental concepts and techniques used in digital signal processing.
- Understand the design and analysis of FIR and IIR filters.

**Pre-requisite:**

- Basics of signals and systems.
- Student should have the prior knowledge of frequency domain analysis.

**Course Outcome:** After completion of the course, student will be able to:

- Understand DFT, DTFT and FFT.
- Understand design and operation of digital filters.
- Understand multirate signal processing

**Pedagogy:** The teaching-learning of the course would be organized through lectures, tutorials, assignments, projects/ presentations and quizzes. Faculty members strive to make the classes interactive so that students can correlate the theories with practical examples for better understanding. Use of ICT, web-based resources as well as flipped class room teaching will be adopted.

**Contents**

<b>UNIT-I</b>	<b>12 Hours</b>
DFT and its properties, Relation between DTFT, Z transform with DFT, Overlap-add and save methods, FFT computations using Decimation in time (DIT) and Decimation in frequency (DIF) algorithms for radix 2 and composite number.	
<b>UNIT-II</b>	<b>10 Hours</b>
Review of design of analogue Butterworth and Chebyshev Filters, Frequency transformation in analogue domain, Design of IIR digital filters using impulse invariance technique, Design of digital filters using bilinear transform, pre warping, Realization using direct, cascade, parallel, state space and lattice form.	
<b>UNIT-III</b>	<b>10 Hours</b>
Symmetric and Antisymmetric FIR filters, Linear phase FIR filters, Design using Hamming, Hanning Rectangular, Blackmann and Bartlett Windows, Frequency sampling method, Realization using direct, cascade, and lattice form.	
<b>UNIT-IV</b>	<b>10 Hours</b>
Fixed point and floating-point number representations, Comparison, Truncation and Rounding errors, Quantization noise, derivation for quantization noise power, coefficient quantization error, Product quantization error, Overflow error, limit cycle oscillations due to product roundoff and overflow errors, Introduction to Multi-rate signal processing,	

Decimation-Interpolation, rational sampling rate conversion, Applications of Multirate signal processing.	
<b>Text Books</b>	
1	J. G Proakis, D. G Manolakis, "Digital Signal Processing Principles, Algorithms and Application", PHI, 3 <sup>rd</sup> Edition, 2000/latest edition.
2	A. V. Oppenheim, R. W. Schaffer, J. R Back, "Discrete Time Signal Processing", PHI, 3 <sup>rd</sup> Edition, 2010/latest edition.
<b>Reference Books</b>	
1	J.R. Johnson, "Introduction to Digital Signal Processing", Learning Private Limited, 2011/latest edition.
2	S.K. Mitra, "Digital Signal Processing - A Computer based approach", Tata McGraw-Hill, 4 <sup>th</sup> Edition, 2013/latest edition.

## VLSI DESIGN ALGORITHMS

Course Code: MVD-126  
Contact Hours: L-3 T-1 P-0  
Course Category: DEC

Credits: 4  
Semester: 2

**Introduction:** The course offers important topics for VLSI Design Algorithms. It covers VLSI automation algorithm, graph theory and basics of VLSI algorithms, floor-planning algorithms for mixed blocks and cell design, and different routing algorithms.

### Course Objective:

- Understand effective algorithm design to integrated circuit implementations.
- Carry out mapping of the given structural representation into layout representation optimally using computers.
- Implement the design using the various algorithms and understand the experiment of the subject.
- Test the resulting layout satisfies topological, geometric, timing and power-consumption constraints of the design.
- Develop understanding of state-of-the-art tools and algorithms, which address design tasks such as floor planning, module placement and signal routing for VLSI logic and physical level design.

**Pre-requisite:** Basic course of VLSI design.

**Course Outcome:** The student will be able to:

- Understand relation between automation algorithms and constraints posed by VLSI technology.
- Adopt algorithms to meet critical design parameters.
- Design area efficient logics by employing different routing algorithms and shape functions.
- Simulate and synthesis different mixed block and cell design.
- Identify algorithms required for circuit simulators.
- Apply physical design techniques and design an IC for specific area, delay and power requirements.

**Pedagogy:** Learning modes will be classroom teaching, Power Point slides, assignments and research paper discussion. Design using CAD tools in CMOS design will also be done.

## Contents

<b>UNIT-I</b>	<b>10 Hours</b>
VLSI automation algorithms, General graph theory and basic VLSI algorithms, Partitioning, Problem formulation, Classification of partitioning algorithms, Group migration algorithms, Simulated annealing & evolution, Other partitioning algorithms.	
<b>UNIT-II</b>	<b>11 Hours</b>
Placement, Floor planning & Pin assignment, Problem formulation, Simulation base placement algorithms, other placement algorithms, Constraint based floor planning, Floor planning algorithms for mixed block & cell design, General & Channel pin assignment.	
<b>UNIT-III</b>	<b>11 Hours</b>
Global Routing, problem formulation, Classification of global routing algorithms, Maze routing algorithm, Line probe algorithm, Steiner tree-based algorithms, ILP based approaches, Problem formulation, Classification of routing algorithms, Single layer routing algorithms, Two-layer channel routing algorithms, Three-layer channel routing algorithms and Switchbox routing algorithms.	
<b>UNIT-IV</b>	<b>10 Hours</b>
Over the cell routing & via minimization, two layers over the cell routers constrained & unconstrained via minimization, compaction, problem formulation, one-dimensional compaction, two dimension-based compaction, hierarchical compaction.	
<b>Text Books:</b>	
1	Sahib H. Gerez, "Algorithms for VLSI design automation", John Wiley & Sons John Wiley & Sons, 2006.
2	Naveed Shervani, "Algorithms for VLSI physical design Automation", 2nd Edition, Kluwer Academic Publisher, 2005.
3	Christoph Meinel & Thorsten Theobald, "Algorithm and Data Structures for VLSI Design", 1st Edition, Kluwer Academic Publisher, 2002.
4	C. J. Alpert, D. P. Mehta, S. S. Sapatnekar, "Handbook of Algorithms for Physical Design Automation", Auerbach Publications, 2008.
<b>Reference Books:</b>	
1	Rolf Drechsler, "Evolutionary Algorithm for VLSI", 2nd Edition, 2002.
2	Trimburger, "Introduction to CAD for VLSI", 1st Edition, Kluwer Academic publisher, 2002.
3	T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, "Introduction to Algorithms", MIT Press, Third Edition, 2009.
4	S. M. Sait, and H. Youssef, "VLSI Physical Design Automation: Theory and Practice", World Scientific, 1999.



<b>VLSI DESIGN TECHNIQUES FOR ANALOG IC</b>	
Course Code: MVD-128 Contact Hours: L-3 T-1 P-0 Course Category: DEC	Credits: 4 Semester: 2

**Introduction:** The course offers important topics for VLSI Design Techniques for Analog IC. It covers basics of MOS transistor operations, fabrication process and layout design of CMOS technology. This course also covers the analysis and design of analog integrated circuits starting from basic building blocks to different implementations of the amplifiers in CMOS technology.

**Course Objective:**

- To understand the concepts of MOS transistors operations and their AC, DC characteristics.
- To know the fabrication process of C-MOS technology and its layout design rules.
- To know the concepts of power estimation and delay calculations in C-MOS circuits.
- To design the single stage amplifiers using P-MOS and N-MOS driver circuits with different loads.
- To analyse high frequency concepts of single stage amplifiers and noise characteristics associated with differential amplifiers.

**Pre-requisite:** Basic course of VLSI design

**Course Outcome:** The student will be able to:

- Understand the significance of different biasing styles and apply them for different circuits.
- Design basic building blocks of analog ICs up to layout level.
- Identify suitable topologies of the constituent sub systems and corresponding circuits as per the specifications of the system.
- Design op-amps for applications demanding high speed, low power and rail-to-rail swing.

**Pedagogy:** The course involves the use of a coordinated set of lectures, labs, homework, and exams to teach VLSI design techniques for analog/mixed-signal integrated circuit design based on today's CMOS technologies.

## Contents

<b>UNIT-I</b>	<b>10 Hours</b>
NMOS and PMOS transistors, CMOS logic, MOS transistor theory – Introduction, Enhancement mode transistor action, Ideal I-V characteristics, DC transfer characteristics, Threshold voltage Body effect- Design equations- Second order effects. MOS models and small signal AC characteristics, Simple MOS capacitance Models, Detailed MOS gate capacitance model, Detailed MOS Diffusion capacitance model.	
<b>UNIT-II</b>	<b>12 Hours</b>
Common source stage, Source follower, Common gate stage, Cascode stage, Single ended and differential operation, Basic differential pair, Differential pair with MOS loads, Telescopic and Folded cascode amplifiers, Slew-rate, Pole splitting, Two-stage amplifiers - analysis, Frequency response, Stability compensation, Common mode feedback analysis, feedback amplifier topologies. Supply independent biasing, Band gap reference, Constant-Gm biasing.	
<b>UNIT-III</b>	<b>11 Hours</b>
CMOS fabrication and Layout, CMOS technologies, P -Well process, N -Well process, twin -tub process, MOS layers stick diagrams and Layout diagram, Layout design rules, Latch up in CMOS circuits, CMOS process enhancements, Technology – related CAD issues, Fabrication and Packaging	
<b>UNIT-IV</b>	<b>9 Hours</b>
CMOS comparator, comparator parameters: Sensitivity, Offset, speed, power dissipation, power supply rejection, input capacitance, kickback noise, Metastability, input CM range, Comparator design issues, Offset cancellation, Correlated Double sampling, Differential comparators, Latches, Pre amplifier stages.	
<b>Text Books:</b>	
1	Geiger, Allen and Stradder,” VLSI Design Techniques for Analog and Digital Circuits”, Tata McGraw-Hill Education, 2010.
2	P. Gray, P. Hurst, S. Lewis, R. Meyer, “Analysis and Design of Analog Integrated Circuits”, Wiley-India, 2008.
3	B. Razavi, “Design of Analog CMOS Integrated Circuits”, Mcgraw-Hill Education, 2002.
<b>Reference Books:</b>	
1	P. Allen & D. R. Holberg,” CMOS Analog Circuit Design”, Oxford Press, 2011.
2	David Johns & Ken Martin, “Analog Integrated Circuit Design”, Wiley-India, 2008.
3	Neil H.E. Weste and Kamran Eshraghian, “Principles of CMOS VLSI Design”, Pearson Education ASIA, 2nd edition, 2000.
4	Eugene D.Fabricius, “Introduction to VLSI Design”, McGraw Hill, International Editions, 1990.

<b>DATA STRUCTURES</b>	
Course Code: MVD-130 Contact Hours: L-3 T-0 P-2 Course Category: DEC	Credits: 4 Semester: 3

**Introduction:** This course introduces about data structures and their useful applications in Computer Science & Engineering. It deals with all aspects of Data structures like static and dynamic data structure. How to choose a particular data structure for any specific problem.

**Course Objective:**

- To study different kinds of data structures with their respective applications.
- To learn applications of data structures
- To apply data structures in various programs
- Learn to use data structures for different programs

**Pre-requisite:** Fundamentals of Programming.

**Course Outcome:**

- Knowledge of different kinds of data structures with their respective applications.
- Devise data structures for programs
- Differentiate between static and dynamic data structures
- Develop programs using different types of data structures

**Pedagogy:** Classroom teaching which focuses on developing understanding of students to digest the concepts of subject with large number of examples.

**Contents**

<b>UNIT-I</b>	<b>10 Hours</b>
<p><b>Introduction:</b> Introduction to Algorithmic, Complexity- Time-Space Trade off. Introduction to abstract data types, design, implementation and applications. Introduction to List data structure.</p> <p><b>Arrays and Strings:</b> Representation of Arrays in Memory: one dimensional, two dimensional and Multidimensional, accessing of elements of array, performing operations like Insertion, Deletion and Searching. Sorting elements of arrays. Strings and String Operations.</p>	
<b>UNIT-II</b>	<b>10 Hours</b>
<p><b>Stacks and Queues:</b> Introduction to data structures like Stacks and Queues. Operations on Stacks and Queues, Array representation of Stacks, Applications of Stacks: recursion, Polish expression and their compilation conversion of infix expression to prefix and postfix expression, Operations of Queues, Representations of Queues, Applications of Queues, Priority queues.</p>	

<b>Linked Lists:</b> Singly linked lists, Representation of linked list, Operations of Linked list such as Traversing, Insertion and Deletion, Searching, Applications of Linked List. Concepts of Circular linked list and doubly linked list and their applications. Stacks and Queues as linked list.	
<b>UNIT-III</b>	<b>12 Hours</b>
<b>Trees:</b> Basic Terminology, Binary Trees and their representation, binary search trees, various operations on Binary search trees like traversing, searching, Insertion and Deletion, Applications of Binary search Trees, Complete Binary trees, Extended binary trees. General trees, AVL trees, Threaded trees, B-trees.	
<b>Searching and Sorting:</b> Linear Search, Binary search, Interpolation Search, Insertion Sort, Quick sort, Merge sort, Heap sort, sorting on different keys, External sorting.	
<b>UNIT-IV</b>	<b>10 Hours</b>
<b>Graphs:</b> Terminology and Representations, Graphs & Multi-graphs, Directed Graphs, Representation of graphs and their Transversal, Spanning trees, shortest path and Transitive Closure, Activity Networks, Topological Sort and Critical Paths.	
<b>File Structure:</b> File Organization, Indexing & Hashing, Hash Functions, Collision Resolution Techniques.	
<b>Text Books:</b>	
1	Horowitz and Sahni, "Fundamentals of Data structures", 2 <sup>nd</sup> edition, Universities Press, 2008.
2	Tannenbaum, "Data Structures using C", 5 <sup>th</sup> edition, PHI, 2008.
3	Jean Paul Tremblay & Pal G.Sorenson, "An introduction to data structures and application", 2 <sup>nd</sup> edition, McGraw Hill, 2017.
<b>Reference Books:</b>	
1	R.L. Kruse, B.P. Leary, C.L. Tondo, "Data structure and program design in C", PHI, 2009 (Fourth Impression).
2	Seymour Lipschutz Saucham's series, "Data Structures", Mc, Graw-Hill Publication, 2018.
3.	Nitin Upadhaya, "Data Structures using C", S K Kataria Publicatrions, 2015.

## ARTIFICIAL NEURAL NETWORKS AND DEEP LEARNING

**Course Code:** MVD-132

**Credits:** 4

**Contact Hours:** L-3 T-0 P-2

**Semester:** 2

**Course Category:** DEC

**Introduction:** The course will introduce fundamental principles of neural networks and deep learning. The course provides sufficient basic knowledge for the undergraduate to understand the

### Course Objective:

- Understand the design and analysis of various neural network and deep learning algorithms
- Understand the fundamental concepts and techniques used in deep learning

### Pre-requisite:

- Basic concept of engineering mathematics
- Student should have the prior knowledge of basic machine learning and statistics

**Course Outcome:** After completion of the course, student will be able to:

- Understand basic neural networks and their working
- Understand various applications of deep learning in industry and research
- Design neural networks for real time applications

**Pedagogy:** The teaching-learning of the course would be organized through lectures, assignments, projects/ presentations and quizzes. Faculty members strive to make the classes interactive so that students can correlate the theories with practical examples for better understanding. Use of ICT, web-based sources as well as flipped class room teaching will be adopted.

### Contents

<b>UNIT-I</b>	<b>12 Hours</b>
<b>Introduction of soft computing:</b> soft computing vs. hard computing, various types of soft computing techniques, applications of soft computing. <b>Concept Of Uncertainty:</b> Presence of uncertainty in real world problems, handling uncertain knowledge, degree of belief, degree of disbelief, uncertainty and rational decisions, decision theory, utility theory, concept of independent events, Bayes rule, Using Bayes rule for combining events.	
<b>UNIT-II</b>	<b>12 Hours</b>
<b>Introduction to Neural Networks:</b> Overview of biological neurons, Mathematical model of Neuron, Perceptron and Multi-Layer Perceptron, Learning in Artificial Neural Networks; Supervised, Unsupervised and Competitive Learning paradigms; Learning rules and Functions, Back propagation algorithms.	
<b>UNIT-III</b>	<b>12 Hours</b>
<b>Introduction to deep learning:</b> Convolutional neural networks, Visualizing and Understanding Convolutional Networks, Deep Inside Convolutional Networks, Types of CNN, Visualizing Image Classification Models and Saliency Maps, understanding basic Neural Networks Through Deep Visualization, Learning Deep Features based on case studies/applications.	
<b>UNIT-IV</b>	<b>06 Hours</b>
<b>Case study</b> applications of deep learning in computer vision, natural language processing,	

healthcare, agriculture, stock market etc.

**Text Books**

1	Soft Computing: Fundamentals and Applications by D. K. Pratihari, Alpha. Science International Ltd, 2015.
2	Neural Networks and Deep Learning: A Textbook by Charu C. Aggarwal, Springer, 2018, ISBN 978-3-319-94462-3
3	Deep Learning by Ian Good fellow and YoshuaBengio and Aaron Courville, Published by MIT Press book.

**Reference Books**

1	Deep Learning with Python by François Chollet, Manning Publications Co, ISBN: 978-1-617-29443-3
2	Deep Learning - A Practical Approach by Rajiv Chopra, Khana Publications, ISBN: 978-9-386-17341-6
3	Roy Choudhury and Jain, "Linear Integrated Circuits", New Age Publishers, 4 <sup>th</sup> Edition, 2017.

<b>ADVANCE IMAGE PROCESSING</b>	
Course Code: MVD-134 Contact Hours: L-3 T-0 P-2 Course Category: DEC	Credits: 4 Semester: 2

**Introduction:** This course introduces the design and implementation of algorithms that perform basic image processing as noise removal and image enhancement as well as describes the image segmentation methods. This course will cover algorithms for advanced image analysis defines the applications in area of medical image processing. The course is primarily meant to develop on-hand experience in applying tools to process the images. Hence the programming assignments form a key component of this course.

**Course Objective:**

- Students will be able to understand the basic principles and advanced concepts of digital image processing.
- To implement algorithms that perform basic image processing operations like filtering of noise and image enhancement.
- To design, analyze and implement algorithms for advanced image analysis like image compression, image reconstruction, image segmentation.
- To enable students to implement solutions for complex image processing problems.
- To explore the different applications of medical image processing for MRI, X-ray and CT scan images.

**Pre-requisite:** Basic knowledge of Digital Signal Processing, basic Python programming language.

**Course Outcome:** The student will be able to:

- Examine various types of images, intensity transformations and applying various filtering techniques.
- Identify the suitable image enhancement and restoration techniques based upon the application.
- Show how higher-level image concepts such as edge detection, segmentation, representation can be implemented and used.
- To manipulate both binary and gray scale digital images using morphological filters and operators to achieve a desired result.
- Filter given image using spatial and frequency domain filtering technique.
- Apply image processing algorithms in practical applications.

**Pedagogy:** Learning modes will be PowerPoint slides, assignments and research paper discussion. To create a bridge between theory classes and practical to make

the students understand better. Students will be introduced to various practical image processing techniques through different programming skills like basic Python coding language.



## Contents

<b>UNIT-I</b>	<b>11 Hours</b>
<p><b>Introduction:</b> Fundamentals of Digital Image Processing, Components of digital image processing system, Brightness adaptation and discrimination, light, Image sensing and acquisition, Image formation model, definition and some properties of two-dimensional system. Spatial and gray level resolution, Zooming and shrinking, some basic relationships between pixels.</p> <p>Discrete 2D convolution, 2D discrete Fourier transform and its properties, Spectral density function. Sampling and quantization of images. Gray level transformations, Smoothing and sharpening spatial filters, Smoothing and Sharpening frequency domain filters.</p>	
<b>UNIT-II</b>	<b>10 Hours</b>
<p><b>Image Restoration:</b> Model of image degradation/ Restoration process, Noise models, Noise reduction in spatial domain and frequency domain, Adaptive filtering, Inverse filtering, Wiener filtering.</p> <p><b>Morphological Image processing:</b> Basics, SE, Erosion, Dilation, Opening, Closing, Hit-or-Miss Transform, Boundary Detection, Hole filling, connected components, convex hull, thinning, thickening, skeletons, pruning, Geodesic Dilation, Erosion, Reconstruction by dilation and erosion.</p>	
<b>UNIT-III</b>	<b>10 Hours</b>
<p><b>Image Segmentation:</b> Edge detection, Thresholding, Otsu's thresholding, Region growing, Fuzzy clustering, Watershed algorithm, Active contour methods, and Texture feature-based segmentation, Wavelet based segmentation methods.</p>	
<b>UNIT-IV</b>	<b>11 Hours</b>
<p>Image Processing applications: Study of various formats of medical images, Study of medical images in X-ray, MRI, CT imaging, medical image enhancement and filtering. Medical image segmentation methods.</p>	
<b>Text Books:</b>	
1	Gonzalez. R.C & Woods. R.E "Digital Image Processing", 4th edition, Pearson Education, 2018.
2	Anil K. Jain," Fundamentals of Digital Image Processing", Pearson, 2002.
<b>Reference Books:</b>	
1	Kenneth R. Castleman, "Digital Image Processing", Pearson, 2006.
2	Geoff Dougherty, "Digital Image Processing for Medical Applications", Cambridge University Press; South Asian edition, 2010.

<b>ASIC AND SOC DESIGN</b>	
Course Code: MVD-201	Credits: 3
Contact Hours: L-3 T-0 P-0	Semester: 3
Course Category: DCC	

**Introduction:** A current-day system on a chip (SoC) consists of several different processor subsystems together with memories and I/O interfaces. This course covers SoC design and modelling techniques with emphasis on power consumption and partition of functionality between hardware and software. Study of high-level modelling techniques for rapid architectural exploration and assertion-driven design for correctness will be an integral part of the course.

**Course Objective:**

- To familiarize the student with ASIC.
- Introduction of SOC, NoC architectures.
- To introduce students with Intellectual Property (IP) based design, Floor planning methods and design.
- Understand the hardware and software structures used to implement and model inter-component communication in such devices.
- Understand the concept of pipelining and Subsystem optimization.

**Pre-requisite:** Basic Digital Design/ Digital Logic, basic VLSI technology.

**Course Outcome:** Having successfully completed this course, the student will be able to

- Learn Placement, floor planning & pin assignment floor planning algorithms for mixed block & cell design understand Global Routing, problem formulation, classification of global routing algorithms.
- Understand the various components of system on chip.
- Analyze partitioning and floor planning algorithms.
- Learn to design Combinational circuits.
- Understand the concept of physical verification and hardware software co-simulation.
- Understand the difference between SOC, ASIC, NoC.

**Pedagogy:** This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Learning modes will be PowerPoint slides, assignments and research paper discussion.

## Contents

<b>UNIT-I</b>	<b>10 Hours</b>
<p>Moore's Law, technology node, ITRS, VLSI and systems, cost of design, types of chips, Specialized standard parts, Introduction to ASICs, types of ASICs, design flow, Economics of ASICs, ASIC Library Design – Transistor parasitic capacitance, Logical Effort, Library Cell Design and Library Architecture, IC design techniques, Hierarchical Design, Design Abstraction, Computer-Aided Design, IC design flow, Chips and their subsystems, Combinational Shifter, Adder, ALU, Multiplier, high density Memory, Image sensor.</p>	
<b>UNIT-II</b>	<b>10 Hours</b>
<p>FPGA, Programmable logic array, Buses and Networks-on-Chips, Data Paths, Subsystem optimization, pipelining, Configurable Logic, FPGA Organization, Accelerated system architecture, Soft Core and Hard-Core Approach, Design and Architecture considerations. Introduction to Network-on-Chip and Buses, Trends, NoC Architecture.</p> <p>Intellectual property (IP)-based design, IP types, IP Across the Design Hierarchy, The IP Life Cycle, Creating IP, Using IP, VLSI subsystems as IP.</p>	
<b>UNIT-III</b>	<b>12 Hours</b>
<p>ASIC construction, Physical Design, CAD Tools, System Partitioning, FPGA partitioning, partitioning methods, Introduction to Floor planning, Floor planning methods, Global Interconnect, Floor plan Design, Off-Chip Connections, Placement, Physical Design Flow, Routing- Global routing, Detailed routing, Special routing, Circuit extraction &amp; DRC.</p>	
<b>UNIT-IV</b>	<b>10 Hours</b>
<p>ASIC Design flow, Systems-on-chips and embedded CPUs, SoC design flow, Difference between SoC and SIP or SoPC, SoC, - Evolution, Design, Features, SoC Design requirement, challenges and practices, Platform based SoC, OMAP, Configurable SoC, Multiprocessor System-on-Chip Design.</p>	
<b>Text Books:</b>	
1	M.J.S Smith, "Application-Specific Integrated Circuits", 1 <sup>st</sup> Edition, Addison Wesley Longman Inc.1997.
2	Wayne Wolf, "Modern VLSI design: System –on- Chip Design", 3 <sup>rd</sup> Edition, Pearson, 2002.
3	Steve Furber," ARM System-on-Chip Architecture", 2 <sup>nd</sup> Edition, Pearson, 2000.
<b>Reference Books:</b>	
1	Wayne Wolf," Modern VLSI design: IP-Based Design", 4 <sup>th</sup> Edition, Pearson, 2008.
2	Keith Barr," ASIC Design in the Silicon Sandbox: A Complete Guide to Building Mixed Signal Integrated Circuits", 1 <sup>st</sup> Edition, McGraw Hill, 2008.

<b>DEEP SUBMICRON CMOS ICS</b>	
Course Code: MVD 203 Contact Hours: L-3 T-0 P-0 Course Category: DCC	Credits: 3 Semester: 3

**Introduction:** The course provides a solid and fundamental engineering view of digital system operation and how to design systematically well performing digital VLSI systems exceedingly consistently, customer expectations and competitor fears. The aim is to teach the critical methods and circuit structures to identify the key 1 % of the circuitry on-chip which dominates the performance, reliability, manufacturability, and the cost of the VLSI circuit. With the current utilization of the deep submicron CMOS technologies (0.25 micron and below design rules) the major design paradigm shift is associated with the fact that the interconnections (metal Al or Cu wires connecting gates) and the chip communication in general is the main design object instead of active transistors or logic gates. The main design issues defining the make-or-break point in each project is associated with power and signal distribution and bit/symbol communication between functional blocks on-chip and off-chip.

**Course Objective:** In this course we provide a solid framework in understanding: -

- To understand the Scaling of technology and their impact on interconnects.
- To explain the Interconnects as design objects.
- To understand the noise in digital systems and its impact on system operation.
- Power distribution schemes for low noise
- Signal and signaling conventions for on-chip and off-chip communication
- Timing and synchronization for fundamental operations and signaling

**Pre-requisite:** Analog VLSI Design, VLSI Design

**Course Outcome:** After successful completion of the course student will be able to

- Understand the Deep Submicron CMOS Technology.
- Understand the basic Process technology.
- Apply and implement the Modelling systems.
- Understand the basic Analog blocks.
- Design CMOS Analog Circuits.
- Understand the concepts of Computer Aided Design (CAD).

**Pedagogy:** The class will be taught using theory and case-based method. Since this is design course, students are given problems based on design of Deep Submicron CMOS signal circuits. Technology Discussion sessions are organized on current research challenges in design, their relevance and applications in microelectronics industry. Design using CAD tools in CMOS design will also be done.

## Contents

<b>UNIT-I</b>		<b>10 Hours</b>
MOS scaling, classification, DSM (Deep submicron) effects on devices, physical and geometrical effects on the behavior of MOS transistor, carrier mobility, channel length modulation, short channel, narrow channel effects, drain feedback, hot carrier effects.		
<b>UNIT-II</b>		<b>11 Hours</b>
MOS transistor leakage mechanisms, weak inversion behavior, gate oxide tunnelling, reverse-bias junction leakage, Gate induced drain leakage, Impact ionization, overall leakage interactions and considerations.		
<b>UNIT-III</b>		<b>11 Hours</b>
Signal integrity, cross talk and signal propagation, power integrity, supply and ground bounce, substrate bounce, EMC, soft errors, Variability, spatial and time-based variations, global and local variations, transistor matching, parameter, process corners, causes for variations.		
<b>UNIT-IV</b>		<b>10 Hours</b>
Deep submicron IC reliability, punch through, electromigration, hot carrier degradation, negative bias temperature instability, Latch-up, Electro-static discharge, charge injection during fabrication process, Effects of scaling on MOS IC design and consequences for the technology roadmap for Semiconductors.		
<b>Text Books</b>		
1	Harry Veendrick, “Deep-Submicron CMOS ICs”, 2 <sup>nd</sup> Edition, Kluwer Academic publishers,2000.	
2	John Paul Uyemura, “Chip Design for Submicron VLSI”, 2 <sup>nd</sup> Edition., Thomson, 2006	
3	Digital integrated circuit Design from VLSI architecture to CMOS, Hubert Kaeslin 2008	
<b>Reference Books</b>		
1	Wolfgang nebel and Jean mermet, “Low power design in deep submicron electronics”, NATO ASI series, Kluwer Academic publishers, 2012.	
2	Analysis and design of Digital integrated circuit, David A. Hodges 2005.	

<b>NATURE INSPIRED VLSI CIRCUITS</b>	
Course Code: MVD-207 Contact Hours: L-3 T-0 P-0 Course Category: DCC	Credits: 3 Semester:3

**Introduction:** The course offers unique approach for studying, analyzing, designing, and implementing VLSI circuits through perception, reasoning and action mimicking the nature. Such circuit technology covers various aspects of nature-inspired VLSI circuit design techniques, such as the design rule bases, design principles, computing and information processing algorithms, sensing and interfacing techniques.

**Course Objective:**

- Understand the concepts of Physical Design Process such as partitioning, Floor planning, Placement and Routing.
- Discuss the concepts of design optimization algorithms and their application to physical design automation.
- Study, analyze, design, and implement VLSI circuits through perception, reasoning and action mimicking the nature.
- Understand the application of nature inspired algorithms in the field of VLSI.

**Pre-requisite:** Analog Electronics I and II, Linear Integrated Circuits

**Course Outcome:** The student will be able to:

- Analyze and design MOS Amplifiers
- Analyze physical design problems and employ appropriate automation algorithms for partitioning, floor planning, placement and routing.
- Solve the performance issues in circuit layout.
- Decompose large mapping problem into pieces, including logic optimization with partitioning, placement and routing.

**Pedagogy:** Lectures and problem-based learning techniques will be included. Learning through research will be one of the key methods. Technological Discussions related to current research challenges in design, their relevance and applications in microelectronics industry will be included.

## Contents

<b>UNIT-I</b>	<b>10 Hours</b>
Introduction to Optimization, Convex Optimization, Concave Optimization, KKT Lagrange Multipliers, NP Completeness: NP, P, NP Complete, NP Hard Problems, Evolutionary Nature Inspired Algorithms.	
<b>UNIT-II</b>	<b>11 Hours</b>
Introduction to Metaheuristic, Classification of Metaheuristics: Local Search vs Global Search, Single Solution vs Population Based, Hybridization and Memetic Algorithms, Parallel Metaheuristics, Nature inspired and Metaphor Based Metaheuristics, Application of Metaheuristics in the Area of VLSI.	
<b>UNIT-III</b>	<b>11 Hours</b>
Nature Inspired Algorithms: Simulated Annealing, Genetic Algorithm, Cuckoo Search, Differential Evolution, Ant and Bee Algorithms, Particle Swarm Optimization, The Firefly Algorithm, The Bat Algorithm, Harmony Search, The Flower Algorithm. MOSFET device structure and its operation, Biasing, Small signal equivalent circuit model, MOS internal capacitance and High frequency model, Frequency response, Noise Spectrum, Thermal and Flicker noise, Noise bandwidth, Noise figure, Feedback and its effect, Compensation Techniques, VLSI Design Cycle.	
<b>UNIT-IV</b>	<b>10 Hours</b>
Genetic Algorithm for VLSI: Introduction to GA Technology, Simple GA algorithm, Steady State Algorithm, Selection, Crossover, Mutation, Fitness Scaling, Inversion, GA for VLSI Design, Layout and Test automation, Partitioning, Automatic Placement, Automatic Routing, Technology mapping for FPGAs, Automatic test generation, Genetic Multiway Partitioning.	
<b>Text Books:</b>	
1	Xin-She Yang, "Nature-Inspired Optimization Algorithms", 1 <sup>st</sup> Edition, Elsevier, 2014.
2	S.H. Gerez, "Algorithms for VLSI Design Automation", John Wiley, 1998.
3	Behzad Razavi, "Design of Analog CMOS Integrated Circuit", 2 <sup>nd</sup> Edition, Tata McGraw Hill, 2017.
<b>Reference Books:</b>	
1	N.A. Sherwani "Algorithms for VLSI Physical Design Automation", 3 <sup>rd</sup> Edition, Kluwer, 2005.
2	Randy L. Haupt, Sue Ellen Haupt, "Practical Genetic Algorithms" 2 <sup>nd</sup> Edition, John Wiley & Sons, 2004
3	Hongjiang Song, "Nature-Inspired VLSI Circuits - From Concept to Implementation", 1 <sup>st</sup> Edition, Hongjiang Song, 2019.

<b>VLSI INTERCONNECTS</b>	
Course Code: MVD-209 Hours: L-3 T-0 P-0 Course Category: DCC	Credits: 3 Semester: 3

**Introduction:** The course offers important topics for VLSI Interconnects. It covers description of types of interconnects, modelling of interconnects, delays and crosstalk in interconnects and brief introduction to the testing of logic circuits.

**Course Objective:**

- To sketch the equivalent circuit of interconnect using transmission line theory.
- Understand the concept of designing and modeling of VLSI interconnects.
- Detailed study of effect of crosstalk noise and delay in electrical signal transmission through interconnects.
- Techniques that can be adopted to mitigate the effect of crosstalk noise and delay in electrical signal transmission via VLSI interconnects.

**Pre-requisite:** Electromagnetic field theory, Basic concepts of circuit theory, Basic CMOS design.

**Course Outcome:**

- Knowledge and understanding of drawing equivalent circuit of interconnects
- Complete understanding of designing and modeling of VLSI interconnects
- Identify, formulates, and solves engineering problems in the area of VLSI interconnects.
- Knowledge and understanding of reducing crosstalk noise and delay in Electrical circuits through simulation in VLSI interconnects

**Pedagogy:** The course involves the use of a coordinated set of lectures, homework, power point presentations and exams to teach VLSI interconnect concepts. Students will be given problems based on electrical circuits to form their equivalent VLSI interconnects. Exposure to advanced VLSI interconnects used for better performance of circuits.

**Contents**



<b>UNIT-I</b>		<b>10 Hours</b>
Introduction to VLSI interconnects classification, Cu interconnection and dual damascene structure, stress void and electromigration phenomenon, Signal transmission on interconnects, On-chip interconnections, Package level interconnections.		
<b>UNIT-II</b>		<b>11 Hours</b>
Analog VLSI Interconnects, physics of interconnects in VLSI, scaling of interconnects, Model for estimating wiring density, configurable architecture for prototyping analog circuits, Interconnect modeling, physical foundations for circuit models of interconnections, Loss and Lossless transmission line model, Optimum line model selection.		
<b>UNIT-III</b>		<b>11 Hours</b>
Active and Passive interconnections, Multilevel and multilayer interconnections, Propagation delays, Crosstalk effects in digital circuits, spurious signals, crosstalk induced delay, energy dissipation due to crosstalk, crosstalk effects in logic VLSI circuits.		
<b>UNIT-IV</b>		<b>10 Hours</b>
Techniques for avoiding interconnection noise, noise detection problem, brief introduction to the testing of logic circuits, crosstalk-induced spurious signal detection, Introduction to optical and superconducting interconnects basic parameters.		
<b>Text Books:</b>		
1	Grabinski, Hartmut, "Interconnects in VLSI Design", 1st Edition, Springer, 2000.	
2	Moll, Francesc, Roca, Miquel, "Interconnection Noise in VLSI Circuits", 1st Edition, Springer, 2004.	
<b>Reference Books:</b>		
1	Modeling and Simulation of High-Speed VLSI Interconnects, A Special Issue of Analog Integrated Circuits and Signal Processing an International Journal, Vol. 5, No. 1, 1994.	

<b>VLSI DESIGN VERIFICATION AND TEST</b>	
Course Code: MVD-211 Contact Hours: L-2 T-0 P-02 Course Category: DCC	Credits: 3 Semester: 3

**Introduction:** The course offers important topics for VLSI Design Verification and Test. It covers Predictive analysis to ensure that the synthesized design, when manufactured, will perform the given I/O function. Test: A manufacturing step that ensures that the physical device, manufactured from the synthesized design, has no manufacturing defects.

**Course Objective:**

- Introduction to the concepts and techniques of VLSI design verification and testing.
- Details of test economy.
- Understand fault modeling and simulation and defects.
- Use of Automatic Test Pattern Generation (ATPG) and design for testability.
- Pre-requisite: Verilog Programming

**Course Outcome:** The student will be able to:

- How Verification is done before silicon development.
- Product development for quality checking and bug fixing in design.
- Various type of verification, like IP verification, RTL verification, timing verification etc.
- Testing level to validate the quality of silicon.
- Finding Bug at validation level and how to fix.

**Pedagogy:** The class will be taught using theory and case-based method. Students are given problems based on design of VLSI Design Verification and Test. Technology discussion sessions are organized on current research challenges in design, their relevance and applications in microelectronics industry.

**Contents**

<b>UNIT-I</b>	<b>11 Hours</b>
Introduction to digital VLSI Design flow, Design Representation, 3 Hardware Specific Transformations, Scheduling, Allocation and Binding, High level Synthesis, Verilog RTL Design, Combinational and Sequential Synthesis Logic Synthesis.	

<b>UNIT-II</b>		<b>11 Hours</b>
Logic Optimization, Technology Mapping, Introduction to Hardware Verification and methodologies, Binary Decision Diagrams, construction, Reduction rules and Algorithms, Temporal Logic, Basic Operators, Syntax and Semantics of LTL, CTL and CLT.		
<b>UNIT-III</b>		<b>10 Hours</b>
Equivalence and Expressive Power, Combinational equivalence checking, Introduction to verification, modeling sequential systems, Model checking algorithm, Symbolic model checking, Automata and its use in Verification, Automata Theoretic Model Checking.		
<b>UNIT-IV</b>		<b>10Hours</b>
VLSI Testing, Introduction, Test process, Test economics, Testing Defects, Errors, Fault models, Fault Simulation, Test generation for combinational circuits, Introduction to Automatic Test Pattern Generation, ATPG Algebras, Test generation algorithms for sequential circuits and built-in self-test.		
<b>Text Books:</b>		
1	D. D. Gajski, N. D. Dutt, A.C.-H. Wu and S.Y.-L. Lin, "High-Level Synthesis: Introduction to Chip and System Design", paperback Edition, Springer, 2012.	
2	S. Palnitkar, "Verilog HDL: A Guide to Digital Design and Synthesis", Prentice Hall, 2 <sup>nd</sup> Edition, 2003	
<b>Reference Books:</b>		
1	G. De Micheli, "Synthesis and optimization of digital circuits", McGraw-Hill, TMH Edition, 2003.	
2	M. Huth and M. Ryan, "Logic in Computer Science modeling and reasoning about systems", Cambridge University Press, 2nd Edition, 2004.	